Skip to content

Instantly share code, notes, and snippets.

View ellisgl's full-sized avatar
💭
Coding!

Ellis ellisgl

💭
Coding!
View GitHub Profile
@ellisgl
ellisgl / server.php
Created May 7, 2023 17:13
Simple SMTP server in PHP - Saves attachments - was used to get stuff from a network scanner.
<?php
include_once('vendor/autoload.php');
use ZBateson\MailMimeParser\Header\AddressHeader;
use ZBateson\MailMimeParser\MailMimeParser;
use ZBateson\MailMimeParser\Message\IMimePart;
const SMTP_RESP_220 = '220 localhost ESMTP PHP8.1 Ready';
const SMTP_RESP_221 = '221 localhost ESMTP PHP8.1 Service closing transmission channel';
@ellisgl
ellisgl / debug.txt
Created March 29, 2024 20:50
CubeCell - RadioLib - POCSAG Debug
Copyright @2019-2020 Heltec Automation.All rights reserved.
[CubeCell] Initializing ...
RLB_DBG: RadioLib Debug Info
RLB_DBG: Version: 6.5.0.0
RLB_DBG: Platform: CubeCell
RLB_DBG: Compiled: Mar 29 2024 15:36:13
RLB_SPI: CMDW 80
RLB_SPI: SI 0
@ellisgl
ellisgl / rules.txt
Created August 23, 2024 16:17 — forked from darkxst/rules.txt
KiCad DRC rules for JLCPCB, 2 & 4-layer PCB
(version 1)
#Kicad 7
# 2-layer, 1oz copper
(rule "Minimum Trace Width (outer layer)"
(constraint track_width (min 5mil))
(layer outer)
(condition "A.Type == 'track'"))
(rule "Minimum Trace Spacing (outer layer)"
@ellisgl
ellisgl / tangnano9k.cst
Created June 15, 2025 21:30
UART / Serial String Reversal in Verilog (Tang Nano 9k)
IO_LOC "clk" 52;
IO_PORT "clk" IO_TYPE=LVCMOS33 PULL_MODE=UP;
IO_LOC "uart_tx" 17;
IO_PORT "uart_tx" IO_TYPE=LVCMOS33;
IO_LOC "uart_rx" 18;
IO_PORT "uart_rx" IO_TYPE=LVCMOS33;