体系结构:
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Latency Comparison Numbers | |
-------------------------- | |
L1 cache reference 0.5 ns | |
Branch mispredict 5 ns | |
L2 cache reference 7 ns 14x L1 cache | |
Mutex lock/unlock 25 ns | |
Main memory reference 100 ns 20x L2 cache, 200x L1 cache | |
Compress 1K bytes with Zippy 3,000 ns 3 us | |
Send 1K bytes over 1 Gbps network 10,000 ns 10 us | |
Read 4K randomly from SSD* 150,000 ns 150 us ~1GB/sec SSD |
- A Berkeley View of Cloud Computing
- USENIX Best Papers
- ACM Best Paper Awards
- AI fabric is a bus or a network?
- Address Translation Optimizations for Chip Multiprocessors
- Improving the Performance and Energy-efficiency of Virtual Memory
- Hypervisor Memory Forensics
- VM discovery and introspection with Rekall
- APEI Error INJection
- [A Primer on Memory Consistency and Cache Coherence](https://pages.cs.w
- Intel External Design Specifications (EDS)
- 包含了CHA、详细的MCA Error-Reporting Register Banks寄存器等详细内容
OlderNewer