Minimize logic in each pipeline stage to minimize design complexity and maxmize clock speed (roughly the same as for MIPS, but more extreme).
- No speculative branches.
- Use branch delay slots.
- No operand forwarding.
- All instructions have the same latency.
- I.e. every instruction has trailing "delay slots".