Skip to content

Instantly share code, notes, and snippets.

@Aerijo

Aerijo/README.md

Created April 11, 2023 12:13
Show Gist options
  • Save Aerijo/69cacdb416e38a45bdbd5ce4ed2c0b10 to your computer and use it in GitHub Desktop.
Save Aerijo/69cacdb416e38a45bdbd5ce4ed2c0b10 to your computer and use it in GitHub Desktop.
Download ZIP
PowerPC ISA 3.1B Instructions
Raw
README.md

isa.json (v1)

These instructions were extracted from the public PowerPC 3.1B ISA (September 14, 2021).

More work to follow on extracting the descriptions with correct fomatting and fix any issues found in the current data.

Raw
isa.json
{
"instructions": [
{
"assembly": [
{
"encoding": [
{
"name": "18",
"offset": 0,
"size": 6
},
{
"name": "LI",
"offset": 6,
"size": 24
},
{
"name": "AA",
"offset": 30,
"size": 1
},
{
"name": "LK",
"offset": 31,
"size": 1
}
],
"heading": "Branch I-form",
"texts": [
"b target_addr (AA=0 LK=0)",
"ba target_addr (AA=1 LK=0)",
"bl target_addr (AA=0 LK=1)",
"bla target_addr (AA=1 LK=1)"
]
}
],
"extended_mnemonics": [],
"page": 67
},
{
"assembly": [
{
"encoding": [
{
"name": "16",
"offset": 0,
"size": 6
},
{
"name": "BO",
"offset": 6,
"size": 5
},
{
"name": "BI",
"offset": 11,
"size": 5
},
{
"name": "BD",
"offset": 16,
"size": 14
},
{
"name": "AA",
"offset": 30,
"size": 1
},
{
"name": "LK",
"offset": 31,
"size": 1
}
],
"heading": "Branch Conditional B-form",
"texts": [
"bc BO,BI,target_addr (AA=0 LK=0)",
"bca BO,BI,target_addr (AA=1 LK=0)",
"bcl BO,BI,target_addr (AA=0 LK=1)",
"bcla BO,BI,target_addr (AA=1 LK=1)"
]
}
],
"extended_mnemonics": [
"blt target bc 12,0,target",
"bne cr2,target bc 4,10,target",
"bdnz target bc 16,0,target"
],
"page": 67
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "BO",
"offset": 6,
"size": 5
},
{
"name": "BI",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 3
},
{
"name": "BH",
"offset": 19,
"size": 2
},
{
"name": "16",
"offset": 21,
"size": 10
},
{
"name": "LK",
"offset": 31,
"size": 1
}
],
"heading": "Branch Conditional to Link Register XL-form",
"texts": [
"bclr BO,BI,BH (LK=0)",
"bclrl BO,BI,BH (LK=1)"
]
}
],
"extended_mnemonics": [
"bclr 4,6 bclr 4,6,0",
"bltlr bclr 12,0,0",
"bnelr cr2 bclr 4,10,0",
"bdnzlr bclr 16,0,0"
],
"page": 68
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "BO",
"offset": 6,
"size": 5
},
{
"name": "BI",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 3
},
{
"name": "BH",
"offset": 19,
"size": 2
},
{
"name": "528",
"offset": 21,
"size": 10
},
{
"name": "LK",
"offset": 31,
"size": 1
}
],
"heading": "Branch Conditional to Count Register XL-form",
"texts": [
"bcctr BO,BI,BH (LK=0)",
"bcctrl BO,BI,BH (LK=1)"
]
}
],
"extended_mnemonics": [
"bcctr 4,6 bcctr 4,6,0",
"bltctr bcctr 12,0,0",
"bnectr cr2 bcctr 4,10,0"
],
"page": 68
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "BO",
"offset": 6,
"size": 5
},
{
"name": "BI",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 3
},
{
"name": "BH",
"offset": 19,
"size": 2
},
{
"name": "560",
"offset": 21,
"size": 10
},
{
"name": "LK",
"offset": 31,
"size": 1
}
],
"heading": "Branch Conditional to Branch Target Address Register XL-form",
"texts": [
"bctar BO,BI,BH (LK=0)",
"bctarl BO,BI,BH (LK=1)"
]
}
],
"extended_mnemonics": [],
"page": 69
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "BT",
"offset": 6,
"size": 5
},
{
"name": "BA",
"offset": 11,
"size": 5
},
{
"name": "BB",
"offset": 16,
"size": 5
},
{
"name": "257",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Condition Register AND XL-form",
"texts": [
"crand BT,BA,BB"
]
}
],
"extended_mnemonics": [],
"page": 70
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "BT",
"offset": 6,
"size": 5
},
{
"name": "BA",
"offset": 11,
"size": 5
},
{
"name": "BB",
"offset": 16,
"size": 5
},
{
"name": "449",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Condition Register OR XL-form",
"texts": [
"cror BT,BA,BB"
]
}
],
"extended_mnemonics": [
"crmove Bx,By cror Bx,By,By"
],
"page": 70
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "BT",
"offset": 6,
"size": 5
},
{
"name": "BA",
"offset": 11,
"size": 5
},
{
"name": "BB",
"offset": 16,
"size": 5
},
{
"name": "225",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Condition Register NAND XL-form",
"texts": [
"crnand BT,BA,BB"
]
}
],
"extended_mnemonics": [],
"page": 70
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "BT",
"offset": 6,
"size": 5
},
{
"name": "BA",
"offset": 11,
"size": 5
},
{
"name": "BB",
"offset": 16,
"size": 5
},
{
"name": "193",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Condition Register XOR XL-form",
"texts": [
"crxor BT,BA,BB"
]
}
],
"extended_mnemonics": [
"crclr Bx crxor Bx,Bx,Bx"
],
"page": 70
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "BT",
"offset": 6,
"size": 5
},
{
"name": "BA",
"offset": 11,
"size": 5
},
{
"name": "BB",
"offset": 16,
"size": 5
},
{
"name": "33",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Condition Register NOR XL-form",
"texts": [
"crnor BT,BA,BB"
]
}
],
"extended_mnemonics": [
"crnot Bx,By crnor Bx,By,By"
],
"page": 71
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "BT",
"offset": 6,
"size": 5
},
{
"name": "BA",
"offset": 11,
"size": 5
},
{
"name": "BB",
"offset": 16,
"size": 5
},
{
"name": "129",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Condition Register AND with Complement XL-form",
"texts": [
"crandc BT,BA,BB"
]
}
],
"extended_mnemonics": [],
"page": 71
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "BT",
"offset": 6,
"size": 5
},
{
"name": "BA",
"offset": 11,
"size": 5
},
{
"name": "BB",
"offset": 16,
"size": 5
},
{
"name": "289",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Condition Register Equivalent XL-form",
"texts": [
"creqv BT,BA,BB"
]
}
],
"extended_mnemonics": [
"crset Bx creqv Bx,Bx,Bx"
],
"page": 71
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "BT",
"offset": 6,
"size": 5
},
{
"name": "BA",
"offset": 11,
"size": 5
},
{
"name": "BB",
"offset": 16,
"size": 5
},
{
"name": "417",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Condition Register OR with Complement XL-form",
"texts": [
"crorc BT,BA,BB"
]
}
],
"extended_mnemonics": [],
"page": 71
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "BFA",
"offset": 11,
"size": 3
},
{
"name": "//",
"offset": 14,
"size": 2
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "0",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move Condition Register Field XL-form",
"texts": [
"mcrf BF,BFA"
]
}
],
"extended_mnemonics": [],
"page": 72
},
{
"assembly": [
{
"encoding": [
{
"name": "17",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 4
},
{
"name": "LEV",
"offset": 20,
"size": 7
},
{
"name": "///",
"offset": 27,
"size": 3
},
{
"name": "1",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "System Call SC-form",
"texts": [
"sc LEV"
]
},
{
"encoding": [
{
"name": "17",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 4
},
{
"name": "LEV",
"offset": 20,
"size": 7
},
{
"name": "///",
"offset": 27,
"size": 3
},
{
"name": "0",
"offset": 30,
"size": 1
},
{
"name": "1",
"offset": 31,
"size": 1
}
],
"heading": "System Call Vectored SC-form",
"texts": [
"scv LEV"
]
}
],
"extended_mnemonics": [],
"page": 73
},
{
"assembly": [
{
"encoding": [
{
"name": "34",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Load Byte and Zero D-form",
"texts": [
"lbz RT,D(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "2",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "34",
"offset": 32,
"size": 6
},
{
"name": "RT",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Load Byte and Zero MLS:D-form",
"texts": [
"plbz RT,D(RA),R"
]
}
],
"extended_mnemonics": [
"plbz Rx,value(Ry) plbz Rx,value(Ry),0",
"plbz Rx,value plbz Rx,value(0),1"
],
"page": 78
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "87",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Byte and Zero Indexed X-form",
"texts": [
"lbzx RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 78
},
{
"assembly": [
{
"encoding": [
{
"name": "35",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Load Byte and Zero with Update D-form",
"texts": [
"lbzu RT,D(RA)"
]
}
],
"extended_mnemonics": [],
"page": 78
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "119",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Byte and Zero with Update Indexed X-form",
"texts": [
"lbzux RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 78
},
{
"assembly": [
{
"encoding": [
{
"name": "40",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Load Halfword and Zero D-form",
"texts": [
"lhz RT,D(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "2",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "40",
"offset": 32,
"size": 6
},
{
"name": "RT",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Load Halfword and Zero MLS:D-form",
"texts": [
"plhz RT,D(RA),R"
]
}
],
"extended_mnemonics": [
"plhz Rx,value(Ry) plhz Rx,value(Ry),0",
"plhz Rx,value plhz Rx,value(0),1"
],
"page": 79
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "279",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Halfword and Zero Indexed X-form",
"texts": [
"lhzx RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 79
},
{
"assembly": [
{
"encoding": [
{
"name": "41",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Load Halfword and Zero with Update D-form",
"texts": [
"lhzu RT,D(RA)"
]
}
],
"extended_mnemonics": [],
"page": 79
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "311",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Halfword and Zero with Update Indexed X-form",
"texts": [
"lhzux RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 79
},
{
"assembly": [
{
"encoding": [
{
"name": "42",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Load Halfword Algebraic D-form",
"texts": [
"lha RT,D(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "2",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "42",
"offset": 32,
"size": 6
},
{
"name": "RT",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Load Halfword Algebraic MLS:D-form",
"texts": [
"plha RT,D(RA),R"
]
}
],
"extended_mnemonics": [
"plha Rx,value(Ry) plha Rx,value(Ry),0",
"plha Rx,value plha Rx,value(0),1"
],
"page": 80
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "343",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Halfword Algebraic Indexed X-form",
"texts": [
"lhax RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 80
},
{
"assembly": [
{
"encoding": [
{
"name": "43",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Load Halfword Algebraic with Update D-form",
"texts": [
"lhau RT,D(RA)"
]
}
],
"extended_mnemonics": [],
"page": 80
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "375",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Halfword Algebraic with Update Indexed X-form",
"texts": [
"lhaux RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 80
},
{
"assembly": [
{
"encoding": [
{
"name": "32",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Load Word and Zero D-form",
"texts": [
"lwz RT,D(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "2",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "32",
"offset": 32,
"size": 6
},
{
"name": "RT",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Load Word and Zero MLS:D-form",
"texts": [
"plwz RT,D(RA),R"
]
}
],
"extended_mnemonics": [
"plwz Rx,value(Ry) plwz Rx,value(Ry),0",
"plwz Rx,value plwz Rx,value(0),1"
],
"page": 81
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "23",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Word and Zero Indexed X-form",
"texts": [
"lwzx RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 81
},
{
"assembly": [
{
"encoding": [
{
"name": "33",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Load Word and Zero with Update D-form",
"texts": [
"lwzu RT,D(RA)"
]
}
],
"extended_mnemonics": [],
"page": 81
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "55",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Word and Zero with Update Indexed X-form",
"texts": [
"lwzux RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 81
},
{
"assembly": [
{
"encoding": [
{
"name": "58",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DS",
"offset": 16,
"size": 14
},
{
"name": "2",
"offset": 30,
"size": 2
}
],
"heading": "Load Word Algebraic DS-form",
"texts": [
"lwa RT,DS(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "0",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "41",
"offset": 32,
"size": 6
},
{
"name": "RT",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Load Word Algebraic 8LS:D-form",
"texts": [
"plwa RT,D(RA),R"
]
}
],
"extended_mnemonics": [
"plwa Rx,value(Ry) plwa Rx,value(Ry),0",
"plwa Rx,value plwa Rx,value(0),1"
],
"page": 82
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "341",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Word Algebraic Indexed X-form",
"texts": [
"lwax RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 82
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "373",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Word Algebraic with Update Indexed X-form",
"texts": [
"lwaux RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 82
},
{
"assembly": [
{
"encoding": [
{
"name": "58",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DS",
"offset": 16,
"size": 14
},
{
"name": "0",
"offset": 30,
"size": 2
}
],
"heading": "Load Doubleword DS-form",
"texts": [
"ld RT,DS(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "0",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "57",
"offset": 32,
"size": 6
},
{
"name": "RT",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Load Doubleword 8LS:D-form",
"texts": [
"pld RT,D(RA),R"
]
}
],
"extended_mnemonics": [
"pld Rx,value(Ry) pld Rx,value(Ry),0",
"pld Rx,value pld Rx,value(0),1"
],
"page": 83
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "21",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Doubleword Indexed X-form",
"texts": [
"ldx RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 83
},
{
"assembly": [
{
"encoding": [
{
"name": "58",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DS",
"offset": 16,
"size": 14
},
{
"name": "1",
"offset": 30,
"size": 2
}
],
"heading": "Load Doubleword with Update DS-form",
"texts": [
"ldu RT,DS(RA)"
]
}
],
"extended_mnemonics": [],
"page": 83
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "53",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Doubleword with Update Indexed X-form",
"texts": [
"ldux RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 83
},
{
"assembly": [
{
"encoding": [
{
"name": "38",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Store Byte D-form",
"texts": [
"stb RS,D(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "2",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "38",
"offset": 32,
"size": 6
},
{
"name": "RS",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Store Byte MLS:D-form",
"texts": [
"pstb RS,D(RA),R"
]
}
],
"extended_mnemonics": [
"pstb Rx,value(Ry) pstb Rx,value(Ry),0",
"pstb Rx,value pstb Rx,value(0),1"
],
"page": 85
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "215",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Byte Indexed X-form",
"texts": [
"stbx RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 85
},
{
"assembly": [
{
"encoding": [
{
"name": "39",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Store Byte with Update D-form",
"texts": [
"stbu RS,D(RA)"
]
}
],
"extended_mnemonics": [],
"page": 85
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "247",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Byte with Update Indexed X-form",
"texts": [
"stbux RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 85
},
{
"assembly": [
{
"encoding": [
{
"name": "44",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Store Halfword D-form",
"texts": [
"sth RS,D(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "2",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "44",
"offset": 32,
"size": 6
},
{
"name": "RS",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Store Halfword MLS:D-form",
"texts": [
"psth RS,D(RA),R"
]
}
],
"extended_mnemonics": [
"psth Rx,value(Ry) psth Rx,value(Ry),0",
"psth Rx,value psth Rx,value(0),1"
],
"page": 86
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "407",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Halfword Indexed X-form",
"texts": [
"sthx RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 86
},
{
"assembly": [
{
"encoding": [
{
"name": "45",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Store Halfword with Update D-form",
"texts": [
"sthu RS,D(RA)"
]
}
],
"extended_mnemonics": [],
"page": 86
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "439",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Halfword with Update Indexed X-form",
"texts": [
"sthux RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 86
},
{
"assembly": [
{
"encoding": [
{
"name": "36",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Store Word D-form",
"texts": [
"stw RS,D(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "2",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "36",
"offset": 32,
"size": 6
},
{
"name": "RS",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Store Word MLS:D-form",
"texts": [
"pstw RS,D(RA),R"
]
}
],
"extended_mnemonics": [
"pstw Rx,value(Ry) pstw Rx,value(Ry),0",
"pstw Rx,value pstw Rx,value(0),1"
],
"page": 87
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "151",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Word Indexed X-form",
"texts": [
"stwx RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 87
},
{
"assembly": [
{
"encoding": [
{
"name": "37",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Store Word with Update D-form",
"texts": [
"stwu RS,D(RA)"
]
}
],
"extended_mnemonics": [],
"page": 87
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "183",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Word with Update Indexed X-form",
"texts": [
"stwux RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 87
},
{
"assembly": [
{
"encoding": [
{
"name": "62",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DS",
"offset": 16,
"size": 14
},
{
"name": "0",
"offset": 30,
"size": 2
}
],
"heading": "Store Doubleword DS-form",
"texts": [
"std RS,DS(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "0",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "61",
"offset": 32,
"size": 6
},
{
"name": "RS",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Store Doubleword 8LS:D-form",
"texts": [
"pstd RS,D(RA),R"
]
}
],
"extended_mnemonics": [
"pstd Rx,value(Ry) pstd Rx,value(Ry),0",
"pstd Rx,value pstd Rx,value(0),1"
],
"page": 88
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "149",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Doubleword Indexed X-form",
"texts": [
"stdx RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 88
},
{
"assembly": [
{
"encoding": [
{
"name": "62",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DS",
"offset": 16,
"size": 14
},
{
"name": "1",
"offset": 30,
"size": 2
}
],
"heading": "Store Doubleword with Update DS-form",
"texts": [
"stdu RS,DS(RA)"
]
}
],
"extended_mnemonics": [],
"page": 88
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "181",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Doubleword with Update Indexed X-form",
"texts": [
"stdux RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 89
},
{
"assembly": [
{
"encoding": [
{
"name": "56",
"offset": 0,
"size": 6
},
{
"name": "RTp",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DQ",
"offset": 16,
"size": 12
},
{
"name": "///",
"offset": 28,
"size": 4
}
],
"heading": "Load Quadword DQ-form",
"texts": [
"lq RTp,DQ(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "0",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "56",
"offset": 32,
"size": 6
},
{
"name": "RTp",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Load Quadword 8LS:D-form",
"texts": [
"plq RTp,D(RA),R"
]
}
],
"extended_mnemonics": [
"plq Rx,value(Ry) plq Rx,value(Ry),0",
"plq Rx,value plq Rx,value(0),1"
],
"page": 91
},
{
"assembly": [
{
"encoding": [
{
"name": "62",
"offset": 0,
"size": 6
},
{
"name": "RSp",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DS",
"offset": 16,
"size": 14
},
{
"name": "2",
"offset": 30,
"size": 2
}
],
"heading": "Store Quadword DS-form",
"texts": [
"stq RSp,DS(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "0",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "60",
"offset": 32,
"size": 6
},
{
"name": "RSp",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Store Quadword 8LS:D-form",
"texts": [
"pstq RSp,D(RA),R"
]
}
],
"extended_mnemonics": [
"pstq Rx,value(Ry) pstq Rx,value(Ry),0",
"pstq Rx,value pstq Rx,value(0),1"
],
"page": 92
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "790",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Halfword Byte-Reverse Indexed X-form",
"texts": [
"lhbrx RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 93
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "918",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Halfword Byte-Reverse Indexed X-form",
"texts": [
"sthbrx RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 93
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "534",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Word Byte-Reverse Indexed X-form",
"texts": [
"lwbrx RT,RA,RB "
]
}
],
"extended_mnemonics": [],
"page": 94
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "662",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Word Byte-Reverse Indexed X-form",
"texts": [
"stwbrx RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 94
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "532",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Doubleword Byte-Reverse Indexed X-form",
"texts": [
"ldbrx RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 95
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "660",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Doubleword Byte-Reverse Indexed X-form",
"texts": [
"stdbrx RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 95
},
{
"assembly": [
{
"encoding": [
{
"name": "46",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Load Multiple Word D-form",
"texts": [
"lmw RT,D(RA)"
]
}
],
"extended_mnemonics": [],
"page": 96
},
{
"assembly": [
{
"encoding": [
{
"name": "47",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Store Multiple Word D-form",
"texts": [
"stmw RS,D(RA)"
]
}
],
"extended_mnemonics": [],
"page": 96
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "NB",
"offset": 16,
"size": 5
},
{
"name": "597",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load String Word Immediate X-form",
"texts": [
"lswi RT,RA,NB"
]
}
],
"extended_mnemonics": [],
"page": 98
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "533",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load String Word Indexed X-form",
"texts": [
"lswx RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 98
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "NB",
"offset": 16,
"size": 5
},
{
"name": "725",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store String Word Immediate X-form",
"texts": [
"stswi RS,RA,NB"
]
}
],
"extended_mnemonics": [],
"page": 99
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "661",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store String Word Indexed X-form",
"texts": [
"stswx RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 99
},
{
"assembly": [
{
"encoding": [
{
"name": "14",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "SI",
"offset": 16,
"size": 16
}
],
"heading": "Add Immediate D-form",
"texts": [
"addi RT,RA,SI"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "2",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "si0",
"offset": 14,
"size": 18
},
{
"name": "14",
"offset": 32,
"size": 6
},
{
"name": "RT",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "si1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Add Immediate MLS:D-form",
"texts": [
"paddi RT,RA,SI,R"
]
}
],
"extended_mnemonics": [
"li Rx,value addi Rx,0,value",
"la Rx,disp(Ry) addi Rx,Ry,disp",
"subi Rx,Ry,value addi Rx,Ry,-value",
"paddi Rx,Ry,value paddi Rx,Ry,value,0",
"pli Rx,value paddi Rx,0,value,0",
"pla Rx,value(Ry) paddi Rx,Ry,value,0",
"pla Rx,value paddi Rx,0,value,1",
"psubi Rx,Ry,value paddi Rx,Ry,-value,0"
],
"page": 102
},
{
"assembly": [
{
"encoding": [
{
"name": "15",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "SI",
"offset": 16,
"size": 16
}
],
"heading": "Add Immediate Shifted D-form",
"texts": [
"addis RT,RA,SI"
]
}
],
"extended_mnemonics": [
"lis Rx,value addis Rx,0,value",
"subis Rx,disp(Ry) addis Rx,Ry,-value"
],
"page": 102
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "d1",
"offset": 11,
"size": 5
},
{
"name": "d0",
"offset": 16,
"size": 10
},
{
"name": "2",
"offset": 26,
"size": 5
},
{
"name": "d2",
"offset": 31,
"size": 1
}
],
"heading": "Add PC Immediate Shifted DX-form",
"texts": [
"addpcis RT,D"
]
}
],
"extended_mnemonics": [
"lnia Rx addpcis Rx,0",
"subpcis Rx,value addpcis Rx,-value"
],
"page": 102
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "266",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Add XO-form",
"texts": [
"add RT,RA,RB (OE=0 Rc=0)",
"add. RT,RA,RB (OE=0 Rc=1)",
"addo RT,RA,RB (OE=1 Rc=0)",
"addo. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 103
},
{
"assembly": [
{
"encoding": [
{
"name": "12",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "SI",
"offset": 16,
"size": 16
}
],
"heading": "Add Immediate Carrying D-form",
"texts": [
"addic RT,RA,SI"
]
}
],
"extended_mnemonics": [
"subic Rx,Ry,value addic Rx,Ry,-value"
],
"page": 103
},
{
"assembly": [
{
"encoding": [
{
"name": "13",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "SI",
"offset": 16,
"size": 16
}
],
"heading": "Add Immediate Carrying and Record D-form",
"texts": [
"addic. RT,RA,SI"
]
}
],
"extended_mnemonics": [
"subic. Rx,Ry,value addic. Rx,Ry,-value"
],
"page": 103
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "40",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Subtract From XO-form",
"texts": [
"subf RT,RA,RB (OE=0 Rc=0)",
"subf. RT,RA,RB (OE=0 Rc=1)",
"subfo RT,RA,RB (OE=1 Rc=0)",
"subfo. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [
"sub Rx,Ry,Rz subf Rx,Rz,Ry"
],
"page": 103
},
{
"assembly": [
{
"encoding": [
{
"name": "8",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "SI",
"offset": 16,
"size": 16
}
],
"heading": "Subtract From Immediate Carrying D-form",
"texts": [
"subfic RT,RA,SI"
]
}
],
"extended_mnemonics": [],
"page": 103
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "10",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Add Carrying XO-form",
"texts": [
"addc RT,RA,RB (OE=0 Rc=0)",
"addc. RT,RA,RB (OE=0 Rc=1)",
"addco RT,RA,RB (OE=1 Rc=0)",
"addco. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 104
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "138",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Add Extended XO-form",
"texts": [
"adde RT,RA,RB (OE=0 Rc=0)",
"adde. RT,RA,RB (OE=0 Rc=1)",
"addeo RT,RA,RB (OE=1 Rc=0)",
"addeo. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 104
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "8",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Subtract From Carrying XO-form",
"texts": [
"subfc RT,RA,RB (OE=0 Rc=0)",
"subfc. RT,RA,RB (OE=0 Rc=1)",
"subfco RT,RA,RB (OE=1 Rc=0)",
"subfco. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [
"subc Rx,Ry,Rz subfc Rx,Rz,Ry"
],
"page": 104
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "136",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Subtract From Extended XO-form",
"texts": [
"subfe RT,RA,RB (OE=0 Rc=0)",
"subfe. RT,RA,RB (OE=0 Rc=1)",
"subfeo RT,RA,RB (OE=1 Rc=0)",
"subfeo. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 104
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "234",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Add to Minus One Extended XO-form",
"texts": [
"addme RT,RA (OE=0 Rc=0)",
"addme. RT,RA (OE=0 Rc=1)",
"addmeo RT,RA (OE=1 Rc=0)",
"addmeo. RT,RA (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 105
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "202",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Add to Zero Extended XO-form",
"texts": [
"addze RT,RA (OE=0 Rc=0)",
"addze. RT,RA (OE=0 Rc=1)",
"addzeo RT,RA (OE=1 Rc=0)",
"addzeo. RT,RA (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 105
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "232",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Subtract From Minus One Extended XO-form",
"texts": [
"subfme RT,RA (OE=0 Rc=0)",
"subfme. RT,RA (OE=0 Rc=1)",
"subfmeo RT,RA (OE=1 Rc=0)",
"subfmeo. RT,RA (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 105
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "200",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Subtract From Zero Extended XO-form",
"texts": [
"subfze RT,RA (OE=0 Rc=0)",
"subfze. RT,RA (OE=0 Rc=1)",
"subfzeo RT,RA (OE=1 Rc=0)",
"subfzeo. RT,RA (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 105
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "CY",
"offset": 21,
"size": 2
},
{
"name": "170",
"offset": 23,
"size": 8
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Add Extended using alternate carry bit Z23-form",
"texts": [
"addex RT,RA,RB,CY"
]
}
],
"extended_mnemonics": [],
"page": 106
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "104",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Negate XO-form",
"texts": [
"neg RT,RA (OE=0 Rc=0)",
"neg. RT,RA (OE=0 Rc=1)",
"nego RT,RA (OE=1 Rc=0)",
"nego. RT,RA (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 106
},
{
"assembly": [
{
"encoding": [
{
"name": "7",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "SI",
"offset": 16,
"size": 16
}
],
"heading": "Multiply Low Immediate D-form",
"texts": [
"mulli RT,RA,SI"
]
}
],
"extended_mnemonics": [],
"page": 107
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "235",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Multiply Low Word XO-form",
"texts": [
"mullw RT,RA,RB (OE=0 Rc=0)",
"mullw. RT,RA,RB (OE=0 Rc=1)",
"mullwo RT,RA,RB (OE=1 Rc=0)",
"mullwo. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 107
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "/",
"offset": 21,
"size": 1
},
{
"name": "75",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Multiply High Word XO-form",
"texts": [
"mulhw RT,RA,RB (Rc=0)",
"mulhw. RT,RA,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 107
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "/",
"offset": 21,
"size": 1
},
{
"name": "11",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Multiply High Word Unsigned XO-form",
"texts": [
"mulhwu RT,RA,RB (Rc=0)",
"mulhwu. RT,RA,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 107
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "491",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Divide Word XO-form",
"texts": [
"divw RT,RA,RB (OE=0 Rc=0)",
"divw. RT,RA,RB (OE=0 Rc=1)",
"divwo RT,RA,RB (OE=1 Rc=0)",
"divwo. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 108
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "459",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Divide Word Unsigned XO-form",
"texts": [
"divwu RT,RA,RB (OE=0 Rc=0)",
"divwu. RT,RA,RB (OE=0 Rc=1)",
"divwuo RT,RA,RB (OE=1 Rc=0)",
"divwuo. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 108
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "427",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Divide Word Extended XO-form",
"texts": [
"divwe RT,RA,RB (OE=0 Rc=0)",
"divwe. RT,RA,RB (OE=0 Rc=1)",
"divweo RT,RA,RB (OE=1 Rc=0)",
"divweo. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 109
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "395",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Divide Word Extended Unsigned XO-form",
"texts": [
"divweu RT,RA,RB (OE=0 Rc=0)",
"divweu. RT,RA,RB (OE=0 Rc=1)",
"divweuo RT,RA,RB (OE=1 Rc=0)",
"divweuo. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 109
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "779",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Modulo Signed Word X-form",
"texts": [
"modsw RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 111
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "267",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Modulo Unsigned Word X-form",
"texts": [
"moduw RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 111
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 3
},
{
"name": "L",
"offset": 14,
"size": 2
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "755",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Deliver A Random Number X-form",
"texts": [
"darn RT,L"
]
}
],
"extended_mnemonics": [],
"page": 112
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "233",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Multiply Low Doubleword XO-form",
"texts": [
"mulld RT,RA,RB (OE=0 Rc=0)",
"mulld. RT,RA,RB (OE=0 Rc=1)",
"mulldo RT,RA,RB (OE=1 Rc=0)",
"mulldo. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 113
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "/",
"offset": 21,
"size": 1
},
{
"name": "73",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Multiply High Doubleword XO-form",
"texts": [
"mulhd RT,RA,RB (Rc=0)",
"mulhd. RT,RA,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 113
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "/",
"offset": 21,
"size": 1
},
{
"name": "9",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Multiply High Doubleword Unsigned XO-form",
"texts": [
"mulhdu RT,RA,RB (Rc=0)",
"mulhdu. RT,RA,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 113
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "RC",
"offset": 21,
"size": 5
},
{
"name": "48",
"offset": 26,
"size": 6
}
],
"heading": "Multiply-Add High Doubleword VA-form",
"texts": [
"maddhd RT,RA.RB,RC"
]
}
],
"extended_mnemonics": [],
"page": 114
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "RC",
"offset": 21,
"size": 5
},
{
"name": "49",
"offset": 26,
"size": 6
}
],
"heading": "Multiply-Add High Doubleword Unsigned VA-form",
"texts": [
"maddhdu RT,RA.RB,RC"
]
}
],
"extended_mnemonics": [],
"page": 114
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "RC",
"offset": 21,
"size": 5
},
{
"name": "51",
"offset": 26,
"size": 6
}
],
"heading": "Multiply-Add Low Doubleword VA-form",
"texts": [
"maddld RT,RA.RB,RC"
]
}
],
"extended_mnemonics": [],
"page": 114
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "489",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Divide Doubleword XO-form",
"texts": [
"divd RT,RA,RB (OE=0 Rc=0)",
"divd. RT,RA,RB (OE=0 Rc=1)",
"divdo RT,RA,RB (OE=1 Rc=0)",
"divdo. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 115
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "457",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Divide Doubleword Unsigned XO-form",
"texts": [
"divdu RT,RA,RB (OE=0 Rc=0)",
"divdu. RT,RA,RB (OE=0 Rc=1)",
"divduo RT,RA,RB (OE=1 Rc=0)",
"divduo. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 115
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "425",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Divide Doubleword Extended XO-form",
"texts": [
"divde RT,RA,RB (OE=0 Rc=0)",
"divde. RT,RA,RB (OE=0 Rc=1)",
"divdeo RT,RA,RB (OE=1 Rc=0)",
"divdeo. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 116
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "OE",
"offset": 21,
"size": 1
},
{
"name": "393",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Divide Doubleword Extended Unsigned XO-form",
"texts": [
"divdeu RT,RA,RB (OE=0 Rc=0)",
"divdeu. RT,RA,RB (OE=0 Rc=1)",
"divdeuo RT,RA,RB (OE=1 Rc=0)",
"divdeuo. RT,RA,RB (OE=1 Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 116
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "777",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Modulo Signed Doubleword X-form",
"texts": [
"modsd RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 117
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "265",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Modulo Unsigned Doubleword X-form",
"texts": [
"modud RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 117
},
{
"assembly": [
{
"encoding": [
{
"name": "11",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "/",
"offset": 9,
"size": 1
},
{
"name": "L",
"offset": 10,
"size": 1
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "SI",
"offset": 16,
"size": 16
}
],
"heading": "Compare Immediate D-form",
"texts": [
"cmpi BF,L,RA,SI"
]
}
],
"extended_mnemonics": [
"cmpdi Rx,value cmpi 0,1,Rx,value",
"cmpwi cr3,Rx,value cmpi 3,0,Rx,value"
],
"page": 119
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "/",
"offset": 9,
"size": 1
},
{
"name": "L",
"offset": 10,
"size": 1
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "0",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Compare X-form",
"texts": [
"cmp BF,L,RA,RB"
]
}
],
"extended_mnemonics": [
"cmpd Rx,Ry cmp 0,1,Rx,Ry",
"cmpd cr3,Rx,Ry cmp 3,0,Rx,Ry"
],
"page": 119
},
{
"assembly": [
{
"encoding": [
{
"name": "10",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "/",
"offset": 9,
"size": 1
},
{
"name": "L",
"offset": 10,
"size": 1
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "UI",
"offset": 16,
"size": 16
}
],
"heading": "Compare Logical Immediate D-form",
"texts": [
"cmpli BF,L,RA,UI"
]
}
],
"extended_mnemonics": [
"cmpldi Rx,value cmpli 0,1,Rx,value",
"cmplwi cr3,Rx,value cmpli 3,0,Rx,value"
],
"page": 119
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "/",
"offset": 9,
"size": 1
},
{
"name": "L",
"offset": 10,
"size": 1
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "32",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Compare Logical X-form",
"texts": [
"cmpl BF,L,RA,RB"
]
}
],
"extended_mnemonics": [
"cmpld Rx,Ry cmpl 0,1,Rx,Ry",
"cmplw cr3,Rx,Ry cmpl 3,0,Rx,Ry"
],
"page": 119
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "/",
"offset": 9,
"size": 1
},
{
"name": "L",
"offset": 10,
"size": 1
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "192",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Compare Ranged Byte X-form",
"texts": [
"cmprb BF,L,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 120
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "224",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Compare Equal Byte X-form",
"texts": [
"cmpeqb BF,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 121
},
{
"assembly": [
{
"encoding": [
{
"name": "3",
"offset": 0,
"size": 6
},
{
"name": "TO",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "SI",
"offset": 16,
"size": 16
}
],
"heading": "Trap Word Immediate D-form",
"texts": [
"twi TO,RA,SI"
]
}
],
"extended_mnemonics": [
"twgti Rx,value tw 8,Rx,value",
"twllei Rx,value tw 6,Rx,value"
],
"page": 123
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "TO",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "4",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Trap Word X-form",
"texts": [
"tw TO,RA,RB"
]
}
],
"extended_mnemonics": [
"tweq Rx,Ry tw 4,Rx,Ry",
"twlge Rx,Ry tw 5,Rx,Ry",
"trap tw 31,0,0"
],
"page": 123
},
{
"assembly": [
{
"encoding": [
{
"name": "2",
"offset": 0,
"size": 6
},
{
"name": "TO",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "SI",
"offset": 16,
"size": 16
}
],
"heading": "Trap Doubleword Immediate D-form",
"texts": [
"tdi TO,RA,SI"
]
}
],
"extended_mnemonics": [
"tdlti Rx,value tdi 16,Rx,value",
"tdnei Rx,value tdi 24,Rx,value"
],
"page": 124
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "BC",
"offset": 21,
"size": 5
},
{
"name": "15",
"offset": 26,
"size": 5
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Integer Select A-form",
"texts": [
"isel RT,RA,RB,BC"
]
}
],
"extended_mnemonics": [],
"page": 124
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "TO",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "68",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Trap Doubleword X-form",
"texts": [
"td TO,RA,RB"
]
}
],
"extended_mnemonics": [
"tdge Rx,Ry td 12,Rx,Ry",
"tdlnl Rx,Ry td 5,Rx,Ry",
"isellt Rx,Ry,Rz isel Rx,Ry,Rz,0",
"iselgt Rx,Ry,Rz isel Rx,Ry,Rz,1",
"iseleq Rx,Ry,Rz isel Rx,Ry,Rz,2"
],
"page": 124
},
{
"assembly": [
{
"encoding": [
{
"name": "28",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "UI",
"offset": 16,
"size": 16
}
],
"heading": "AND Immediate D-form",
"texts": [
"andi. RA,RS,UI"
]
}
],
"extended_mnemonics": [],
"page": 125
},
{
"assembly": [
{
"encoding": [
{
"name": "29",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "UI",
"offset": 16,
"size": 16
}
],
"heading": "AND Immediate Shifted D-form",
"texts": [
"andis. RA,RS,UI"
]
}
],
"extended_mnemonics": [],
"page": 125
},
{
"assembly": [
{
"encoding": [
{
"name": "24",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "UI",
"offset": 16,
"size": 16
}
],
"heading": "OR Immediate D-form",
"texts": [
"ori RA,RS,UI"
]
}
],
"extended_mnemonics": [
"no-op ori 0,0,0"
],
"page": 125
},
{
"assembly": [
{
"encoding": [
{
"name": "25",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "UI",
"offset": 16,
"size": 16
}
],
"heading": "OR Immediate Shifted D-form",
"texts": [
"oris RA,RS,UI"
]
}
],
"extended_mnemonics": [],
"page": 126
},
{
"assembly": [
{
"encoding": [
{
"name": "26",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "UI",
"offset": 16,
"size": 16
}
],
"heading": "XOR Immediate D-form",
"texts": [
"xori RA,RS,UI"
]
}
],
"extended_mnemonics": [
"xnop xori 0,0,0"
],
"page": 126
},
{
"assembly": [
{
"encoding": [
{
"name": "27",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "UI",
"offset": 16,
"size": 16
}
],
"heading": "XOR Immediate Shifted D-form",
"texts": [
"xoris RA,RS,UI"
]
}
],
"extended_mnemonics": [],
"page": 126
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "28",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "AND X-form",
"texts": [
"and RA,RS,RB (Rc=0)",
"and. RA,RS,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 126
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "316",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "XOR X-form",
"texts": [
"xor RA,RS,RB (Rc=0)",
"xor. RA,RS,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 126
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "476",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "NAND X-form",
"texts": [
"nand RA,RS,RB (Rc=0)",
"nand. RA,RS,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 126
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "444",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "OR X-form",
"texts": [
"or RA,RS,RB (Rc=0)",
"or. RA,RS,RB (Rc=1)"
]
}
],
"extended_mnemonics": [
"mr Rx,Ry or Rx,Ry,Ry"
],
"page": 127
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "412",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "OR with Complement X-form",
"texts": [
"orc RA,RS,RB (Rc=0)",
"orc. RA,RS,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 127
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "124",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "NOR X-form",
"texts": [
"nor RA,RS,RB (Rc=0)",
"nor. RA,RS,RB (Rc=1)"
]
}
],
"extended_mnemonics": [
"not Rx,Ry nor Rx,Ry,Ry"
],
"page": 127
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "284",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Equivalent X-form",
"texts": [
"eqv RA,RS,RB (Rc=0)",
"eqv. RA,RS,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 127
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "60",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "AND with Complement X-form",
"texts": [
"andc RA,RS,RB (Rc=0)",
"andc. RA,RS,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 127
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "954",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Extend Sign Byte X-form",
"texts": [
"extsb RA,RS (Rc=0)",
"extsb. RA,RS (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 128
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "922",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Extend Sign Halfword X-form",
"texts": [
"extsh RA,RS (Rc=0)",
"extsh. RA,RS (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 128
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "508",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Compare Bytes X-form",
"texts": [
"cmpb RA,RS,RB"
]
}
],
"extended_mnemonics": [],
"page": 128
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "26",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Count Leading Zeros Word X-form",
"texts": [
"cntlzw RA,RS (Rc=0)",
"cntlzw. RA,RS (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 128
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "538",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Count Trailing Zeros Word X-form",
"texts": [
"cnttzw RA,RS (Rc=0)",
"cnttzw. RA,RS (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 128
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "122",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Population Count Bytes X-form",
"texts": [
"popcntb RA, RS"
]
}
],
"extended_mnemonics": [],
"page": 129
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "378",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Population Count Words X-form",
"texts": [
"popcntw RA, RS"
]
}
],
"extended_mnemonics": [],
"page": 129
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "154",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Parity Word X-form",
"texts": [
"prtyw RA,RS"
]
}
],
"extended_mnemonics": [],
"page": 129
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "986",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Extend Sign Word X-form",
"texts": [
"extsw RA,RS (Rc=0)",
"extsw. RA,RS (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 130
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "506",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Population Count Doubleword X-form",
"texts": [
"popcntd RA, RS"
]
}
],
"extended_mnemonics": [],
"page": 130
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "186",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Parity Doubleword X-form",
"texts": [
"prtyd RA,RS"
]
}
],
"extended_mnemonics": [],
"page": 130
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "58",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Count Leading Zeros Doubleword X-form",
"texts": [
"cntlzd RA,RS (Rc=0)",
"cntlzd. RA,RS (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 130
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "570",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Count Trailing Zeros Doubleword X-form",
"texts": [
"cnttzd RA,RS (Rc=0)",
"cnttzd. RA,RS (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 130
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "59",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Count Leading Zeros Doubleword under bit Mask X-form",
"texts": [
"cntlzdm RA,RS,RB"
]
}
],
"extended_mnemonics": [],
"page": 131
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "571",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Count Trailing Zeros Doubleword under bit Mask X-form",
"texts": [
"cnttzdm RA,RS,RB"
]
}
],
"extended_mnemonics": [],
"page": 131
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "252",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Bit Permute Doubleword X-form",
"texts": [
"bpermd RA,RS,RB"
]
}
],
"extended_mnemonics": [],
"page": 131
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "220",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Centrifuge Doubleword X-form",
"texts": [
"cfuged RA,RS,RB"
]
}
],
"extended_mnemonics": [],
"page": 132
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "188",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Parallel Bits Extract Doubleword X-form",
"texts": [
"pextd RA,RS,RB"
]
}
],
"extended_mnemonics": [],
"page": 132
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "156",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Parallel Bits Deposit Doubleword X-form",
"texts": [
"pdepd RA,RS,RB"
]
}
],
"extended_mnemonics": [],
"page": 132
},
{
"assembly": [
{
"encoding": [
{
"name": "21",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "SH",
"offset": 16,
"size": 5
},
{
"name": "MB",
"offset": 21,
"size": 5
},
{
"name": "ME",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Rotate Left Word Immediate then AND with Mask M-form",
"texts": [
"rlwinm RA,RS,SH,MB,ME (Rc=0)",
"rlwinm. RA,RS,SH,MB,ME (Rc=1)"
]
}
],
"extended_mnemonics": [
"extlwi Rx,Ry,n,b rlwinm Rx,Ry,b,0,n-1",
"srwi Rx,Ry,n rlwinm Rx,Ry,32-n,n,31",
"clrrwi Rx,Ry,n rlwinm Rx,Ry,0,0,31-n"
],
"page": 133
},
{
"assembly": [
{
"encoding": [
{
"name": "23",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "MB",
"offset": 21,
"size": 5
},
{
"name": "ME",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Rotate Left Word then AND with Mask M-form",
"texts": [
"rlwnm RA,RS,RB,MB,ME (Rc=0)",
"rlwnm. RA,RS,RB,MB,ME (Rc=1)"
]
}
],
"extended_mnemonics": [
"rotlw Rx,Ry,Rz rlwnm Rx,Ry,Rz,0,31"
],
"page": 134
},
{
"assembly": [
{
"encoding": [
{
"name": "20",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "SH",
"offset": 16,
"size": 5
},
{
"name": "MB",
"offset": 21,
"size": 5
},
{
"name": "ME",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Rotate Left Word Immediate then Mask Insert M-form",
"texts": [
"rlwimi RA,RS,SH,MB,ME (Rc=0)",
"rlwimi. RA,RS,SH,MB,ME (Rc=1)"
]
}
],
"extended_mnemonics": [
"inslwi Rx,Ry,n,b rlwimi Rx,Ry,32-b,b,b+n-1"
],
"page": 134
},
{
"assembly": [
{
"encoding": [
{
"name": "30",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "sh",
"offset": 16,
"size": 5
},
{
"name": "mb",
"offset": 21,
"size": 6
},
{
"name": "0",
"offset": 27,
"size": 3
},
{
"name": "sh",
"offset": 30,
"size": 1
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Rotate Left Doubleword Immediate then Clear Left MD-form",
"texts": [
"rldicl RA,RS,SH,MB (Rc=0)",
"rldicl. RA,RS,SH,MB (Rc=1)"
]
}
],
"extended_mnemonics": [
"extrdi Rx,Ry,n,b rldicl Rx,Ry,b+n,64-n",
"srdi Rx,Ry,n rldicl Rx,Ry,64-n,n",
"clrldi Rx,Ry,n rldicl Rx,Ry,0,n"
],
"page": 136
},
{
"assembly": [
{
"encoding": [
{
"name": "30",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "sh",
"offset": 16,
"size": 5
},
{
"name": "me",
"offset": 21,
"size": 6
},
{
"name": "1",
"offset": 27,
"size": 3
},
{
"name": "sh",
"offset": 30,
"size": 1
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Rotate Left Doubleword Immediate then Clear Right MD-form",
"texts": [
"rldicr RA,RS,SH,ME (Rc=0)",
"rldicr. RA,RS,SH,ME (Rc=1)"
]
}
],
"extended_mnemonics": [
"extldi Rx,Ry,n,b rldicr Rx,Ry,b,n-1",
"sldi Rx,Ry,n rldicr Rx,Ry,n,63-n",
"clrrdi Rx,Ry,n rldicr Rx,Ry,0,63-n"
],
"page": 136
},
{
"assembly": [
{
"encoding": [
{
"name": "30",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "sh",
"offset": 16,
"size": 5
},
{
"name": "mb",
"offset": 21,
"size": 6
},
{
"name": "2",
"offset": 27,
"size": 3
},
{
"name": "sh",
"offset": 30,
"size": 1
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Rotate Left Doubleword Immediate then Clear MD-form",
"texts": [
"rldic RA,RS,SH,MB (Rc=0)",
"rldic. RA,RS,SH,MB (Rc=1)"
]
}
],
"extended_mnemonics": [
"clrlsldi Rx,Ry,b,n rldic Rx,Ry,n,b-n"
],
"page": 137
},
{
"assembly": [
{
"encoding": [
{
"name": "30",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "mb",
"offset": 21,
"size": 6
},
{
"name": "8",
"offset": 27,
"size": 4
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Rotate Left Doubleword then Clear Left MDS-form",
"texts": [
"rldcl RA,RS,RB,MB (Rc=0)",
"rldcl. RA,RS,RB,MB (Rc=1)"
]
}
],
"extended_mnemonics": [
"rotld Rx,Ry,Rz rldcl Rx,Ry,Rz,0"
],
"page": 137
},
{
"assembly": [
{
"encoding": [
{
"name": "30",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "me",
"offset": 21,
"size": 6
},
{
"name": "9",
"offset": 27,
"size": 4
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Rotate Left Doubleword then Clear Right MDS-form",
"texts": [
"rldcr RA,RS,RB,ME (Rc=0)",
"rldcr. RA,RS,RB,ME (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 138
},
{
"assembly": [
{
"encoding": [
{
"name": "30",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "sh",
"offset": 16,
"size": 5
},
{
"name": "mb",
"offset": 21,
"size": 6
},
{
"name": "3",
"offset": 27,
"size": 3
},
{
"name": "sh",
"offset": 30,
"size": 1
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Rotate Left Doubleword Immediate then Mask Insert MD-form",
"texts": [
"rldimi RA,RS,SH,MB (Rc=0)",
"rldimi. RA,RS,SH,MB (Rc=1)"
]
}
],
"extended_mnemonics": [
"insrdi Rx,Ry,n,b rldimi Rx,Ry,64-(b+n),b"
],
"page": 138
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "24",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Shift Left Word X-form",
"texts": [
"slw RA,RS,RB (Rc=0)",
"slw. RA,RS,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 139
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "536",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Shift Right Word X-form",
"texts": [
"srw RA,RS,RB (Rc=0)",
"srw. RA,RS,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 139
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "SH",
"offset": 16,
"size": 5
},
{
"name": "824",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Shift Right Algebraic Word Immediate X-form",
"texts": [
"srawi RA,RS,SH (Rc=0)",
"srawi. RA,RS,SH (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 140
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "792",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Shift Right Algebraic Word X-form",
"texts": [
"sraw RA,RS,RB (Rc=0)",
"sraw. RA,RS,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 140
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "27",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Shift Left Doubleword X-form",
"texts": [
"sld RA,RS,RB (Rc=0)",
"sld. RA,RS,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 141
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "sh",
"offset": 16,
"size": 5
},
{
"name": "413",
"offset": 21,
"size": 9
},
{
"name": "sh",
"offset": 30,
"size": 1
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Shift Right Algebraic Doubleword Immediate XS-form",
"texts": [
"sradi RA,RS,SH (Rc=0)",
"sradi. RA,RS,SH (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 141
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "539",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Shift Right Doubleword X-form",
"texts": [
"srd RA,RS,RB (Rc=0)",
"srd. RA,RS,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 141
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "794",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Shift Right Algebraic Doubleword X-form",
"texts": [
"srad RA,RS,RB (Rc=0)",
"srad. RA,RS,RB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 141
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "sh",
"offset": 16,
"size": 5
},
{
"name": "445",
"offset": 21,
"size": 9
},
{
"name": "sh",
"offset": 30,
"size": 1
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Extend Sign Word and Shift Left Immediate XS-form",
"texts": [
"extswsli RA,RS,SH (Rc=0)",
"extswsli. RA,RS,SH (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 142
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "282",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Convert Declets To Binary Coded Decimal X-form",
"texts": [
"cdtbcd RA, RS"
]
}
],
"extended_mnemonics": [],
"page": 143
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "314",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Convert Binary Coded Decimal To Declets X-form",
"texts": [
"cbcdtd RA, RS"
]
}
],
"extended_mnemonics": [],
"page": 143
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "/",
"offset": 21,
"size": 1
},
{
"name": "74",
"offset": 22,
"size": 9
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Add and Generate Sixes XO-form",
"texts": [
"addg6s RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 144
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "219",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Byte-Reverse Halfword X-form",
"texts": [
"brh RA,RS"
]
}
],
"extended_mnemonics": [],
"page": 145
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "155",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Byte-Reverse Word X-form",
"texts": [
"brw RA,RS"
]
}
],
"extended_mnemonics": [],
"page": 145
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "187",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Byte-Reverse Doubleword X-form",
"texts": [
"brd RA,RS"
]
}
],
"extended_mnemonics": [],
"page": 145
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "D",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "722",
"offset": 21,
"size": 10
},
{
"name": "DX",
"offset": 31,
"size": 1
}
],
"heading": "Hash Store X-form",
"texts": [
"hashst RB,offset(RA)"
]
}
],
"extended_mnemonics": [],
"page": 147
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "D",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "754",
"offset": 21,
"size": 10
},
{
"name": "DX",
"offset": 31,
"size": 1
}
],
"heading": "Hash Check X-form",
"texts": [
"hashchk RB,offset(RA)"
]
}
],
"extended_mnemonics": [],
"page": 147
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "51",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Move From VSR Doubleword X-form",
"texts": [
"mfvsrd RA,XS"
]
}
],
"extended_mnemonics": [
"mffprd RA,FRS mfvsrd RA,FRS",
"mfvrd RA,VRS mfvsrd RA,VRS+32"
],
"page": 149
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "307",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Move From VSR Lower Doubleword X-form",
"texts": [
"mfvsrld RA,XS"
]
}
],
"extended_mnemonics": [],
"page": 149
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "115",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Move From VSR Word and Zero X-form",
"texts": [
"mfvsrwz RA,XS"
]
}
],
"extended_mnemonics": [
"mffprwz RA,FRS mfvsrwz RA,FRS",
"mfvrwz RA,VRS mfvsrwz RA,VRS+32"
],
"page": 150
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "179",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Move To VSR Doubleword X-form",
"texts": [
"mtvsrd XT,RA"
]
}
],
"extended_mnemonics": [
"mtfprd FRT,RA mtvsrd FRT,RA",
"mtvrd VRT,RA mtvsrd VRT+32,RA"
],
"page": 150
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "211",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Move To VSR Word Algebraic X-form",
"texts": [
"mtvsrwa XT,RA"
]
}
],
"extended_mnemonics": [
"mtfprwa FRT,RA mtvsrwa FRT,RA",
"mtvrwa VRT,RA mtvsrwa VRT+32,RA"
],
"page": 151
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "243",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Move To VSR Word and Zero X-form",
"texts": [
"mtvsrwz XT,RA"
]
}
],
"extended_mnemonics": [
"mtfprwz FRT,RA mtvsrwz FRT,RA",
"mtvrwz VRT,RA mtvsrwz VRT+32,RA"
],
"page": 151
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "435",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Move To VSR Double Doubleword X-form",
"texts": [
"mtvsrdd XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 152
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "403",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Move To VSR Word & Splat X-form",
"texts": [
"mtvsrws XT,RA"
]
}
],
"extended_mnemonics": [],
"page": 152
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "spr",
"offset": 11,
"size": 10
},
{
"name": "467",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move To Special Purpose Register XFX-form",
"texts": [
"mtspr SPR,RS"
]
}
],
"extended_mnemonics": [
"mtxer Rx mtspr 1,Rx",
"mtlr Rx mtspr 8,Rx",
"mtctr Rx mtspr 9,Rx",
"mtppr Rx mtspr 896,Rx",
"mtppr32 Rx mtspr 898,Rx"
],
"page": 153
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "spr",
"offset": 11,
"size": 10
},
{
"name": "339",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move From Special Purpose Register XFX-form",
"texts": [
"mfspr RT,SPR"
]
}
],
"extended_mnemonics": [
"mfxer Rx mfspr Rx,1",
"mflr Rx mfspr Rx,8",
"mfctr Rx mfspr Rx,9"
],
"page": 155
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "576",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move to CR from XER Extended X-form",
"texts": [
"mcrxrx BF"
]
}
],
"extended_mnemonics": [],
"page": 156
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "1",
"offset": 11,
"size": 1
},
{
"name": "FXM",
"offset": 12,
"size": 8
},
{
"name": "/",
"offset": 20,
"size": 1
},
{
"name": "144",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move To One Condition Register Field XFX-form",
"texts": [
"mtocrf FXM,RS"
]
}
],
"extended_mnemonics": [],
"page": 156
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "0",
"offset": 11,
"size": 1
},
{
"name": "FXM",
"offset": 12,
"size": 8
},
{
"name": "/",
"offset": 20,
"size": 1
},
{
"name": "144",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move To Condition Register Fields XFX-form",
"texts": [
"mtcrf FXM,RS"
]
}
],
"extended_mnemonics": [
"mtcr Rx mtcrf 0xFF,Rx"
],
"page": 156
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "1",
"offset": 11,
"size": 1
},
{
"name": "FXM",
"offset": 12,
"size": 8
},
{
"name": "/",
"offset": 20,
"size": 1
},
{
"name": "19",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move From One Condition Register Field XFX-form",
"texts": [
"mfocrf RT,FXM"
]
}
],
"extended_mnemonics": [],
"page": 157
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "0",
"offset": 11,
"size": 1
},
{
"name": "///",
"offset": 12,
"size": 8
},
{
"name": "/",
"offset": 20,
"size": 1
},
{
"name": "19",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move From Condition Register XFX-form",
"texts": [
"mfcr RT"
]
}
],
"extended_mnemonics": [],
"page": 157
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "BFA",
"offset": 11,
"size": 3
},
{
"name": "//",
"offset": 14,
"size": 2
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "128",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Set Boolean X-form",
"texts": [
"setb RT,BFA"
]
}
],
"extended_mnemonics": [],
"page": 158
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "BI",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "384",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Set Boolean Condition X-form",
"texts": [
"setbc RT,BI"
]
}
],
"extended_mnemonics": [],
"page": 158
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "BI",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "416",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Set Boolean Condition Reverse X-form",
"texts": [
"setbcr RT,BI"
]
}
],
"extended_mnemonics": [],
"page": 158
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "BI",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "448",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Set Negative Boolean Condition X-form",
"texts": [
"setnbc RT,BI"
]
}
],
"extended_mnemonics": [],
"page": 158
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "BI",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "480",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Set Negative Boolean Condition Reverse X-form",
"texts": [
"setnbcr RT,BI"
]
}
],
"extended_mnemonics": [],
"page": 158
},
{
"assembly": [
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 4
},
{
"name": "///",
"offset": 12,
"size": 2
},
{
"name": "0",
"offset": 14,
"size": 18
},
{
"name": "any value1",
"offset": 32,
"size": 32
}
],
"heading": "Prefixed Nop MRR:*-form",
"texts": [
"pnop"
]
}
],
"extended_mnemonics": [],
"page": 159
},
{
"assembly": [
{
"encoding": [
{
"name": "48",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Load Floating-Point Single D-form",
"texts": [
"lfs FRT,D(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "2",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "48",
"offset": 32,
"size": 6
},
{
"name": "FRT",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Load Floating-Point Single MLS:D-form",
"texts": [
"plfs FRT,D(RA),R"
]
}
],
"extended_mnemonics": [
"plfs Fx,value(Ry) plfs Fx,value(Ry),0",
"plfs Fx,value plfs Fx,value(0),1"
],
"page": 180
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "535",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Floating-Point Single Indexed X-form",
"texts": [
"lfsx FRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 180
},
{
"assembly": [
{
"encoding": [
{
"name": "49",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Load Floating-Point Single with Update D-form",
"texts": [
"lfsu FRT,D(RA)"
]
}
],
"extended_mnemonics": [],
"page": 180
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "567",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Floating-Point Single with Update Indexed X-form",
"texts": [
"lfsux FRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 181
},
{
"assembly": [
{
"encoding": [
{
"name": "50",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Load Floating-Point Double D-form",
"texts": [
"lfd FRT,D(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "2",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "50",
"offset": 32,
"size": 6
},
{
"name": "FRT",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Load Floating-Point Double MLS:D-form",
"texts": [
"plfd FRT,D(RA),R"
]
}
],
"extended_mnemonics": [
"plfd Fx,value(Ry) plfd Fx,value(Ry),0",
"plfd Fx,value plfd Fx,value(0),1"
],
"page": 182
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "599",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Floating-Point Double Indexed X-form",
"texts": [
"lfdx FRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 182
},
{
"assembly": [
{
"encoding": [
{
"name": "51",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Load Floating-Point Double with Update D-form",
"texts": [
"lfdu FRT,D(RA)"
]
}
],
"extended_mnemonics": [],
"page": 182
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "631",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Floating-Point Double with Update Indexed X-form",
"texts": [
"lfdux FRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 182
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "855",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Floating-Point as Integer Word Algebraic Indexed X-form",
"texts": [
"lfiwax FRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 183
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "887",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Floating-Point as Integer Word & Zero Indexed X-form",
"texts": [
"lfiwzx FRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 183
},
{
"assembly": [
{
"encoding": [
{
"name": "52",
"offset": 0,
"size": 6
},
{
"name": "FRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Store Floating-Point Single D-form",
"texts": [
"stfs FRS,D(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "2",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "52",
"offset": 32,
"size": 6
},
{
"name": "FRS",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Store Floating-Point Single MLS:D-form",
"texts": [
"pstfs FRS,D(RA),R"
]
}
],
"extended_mnemonics": [
"pstfs Fx,value(Ry) pstfs Fx,value(Ry),0",
"pstfs Fx,value pstfs Fx,value(0),1"
],
"page": 185
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "FRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "663",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Floating-Point Single Indexed X-form",
"texts": [
"stfsx FRS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 185
},
{
"assembly": [
{
"encoding": [
{
"name": "53",
"offset": 0,
"size": 6
},
{
"name": "FRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Store Floating-Point Single with Update D-form",
"texts": [
"stfsu FRS,D(RA)"
]
}
],
"extended_mnemonics": [],
"page": 185
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "FRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "695",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Floating-Point Single with Update Indexed X-form",
"texts": [
"stfsux FRS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 186
},
{
"assembly": [
{
"encoding": [
{
"name": "54",
"offset": 0,
"size": 6
},
{
"name": "FRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Store Floating-Point Double D-form",
"texts": [
"stfd FRS,D(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "2",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "54",
"offset": 32,
"size": 6
},
{
"name": "FRS",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Store Floating-Point Double MLS:D-form",
"texts": [
"pstfd FRS,D(RA),R"
]
}
],
"extended_mnemonics": [
"pstfd Fx,value(Ry) pstfd Fx,value(Ry),0",
"pstfd Fx,value pstfd Fx,value(0),1"
],
"page": 187
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "FRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "727",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Floating-Point Double Indexed X-form",
"texts": [
"stfdx FRS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 187
},
{
"assembly": [
{
"encoding": [
{
"name": "55",
"offset": 0,
"size": 6
},
{
"name": "FRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "D",
"offset": 16,
"size": 16
}
],
"heading": "Store Floating-Point Double with Update D-form",
"texts": [
"stfdu FRS,D(RA)"
]
}
],
"extended_mnemonics": [],
"page": 187
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "FRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "759",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Floating-Point Double with Update Indexed X-form",
"texts": [
"stfdux FRS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 188
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "FRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "983",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Floating-Point as Integer Word Indexed X-form",
"texts": [
"stfiwx FRS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 188
},
{
"assembly": [
{
"encoding": [
{
"name": "57",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DS",
"offset": 16,
"size": 14
},
{
"name": "0",
"offset": 30,
"size": 2
}
],
"heading": "Load Floating-Point Double Pair DS-form",
"texts": [
"lfdp FRTp,DS(RA)"
]
}
],
"extended_mnemonics": [],
"page": 189
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "791",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Floating-Point Double Pair Indexed X-form",
"texts": [
"lfdpx FRTp,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 189
},
{
"assembly": [
{
"encoding": [
{
"name": "61",
"offset": 0,
"size": 6
},
{
"name": "FRSp",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DS",
"offset": 16,
"size": 14
},
{
"name": "0",
"offset": 30,
"size": 2
}
],
"heading": "Store Floating-Point Double Pair DS-form",
"texts": [
"stfdp FRSp,DS(RA)"
]
}
],
"extended_mnemonics": [],
"page": 190
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "FRSp",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "919",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Floating-Point Double Pair Indexed X-form",
"texts": [
"stfdpx FRSp,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 190
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "72",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Move Register X-form",
"texts": [
"fmr FRT,FRB (Rc=0)",
"fmr. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 191
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "40",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Negate X-form",
"texts": [
"fneg FRT,FRB (Rc=0)",
"fneg. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 191
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "264",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Absolute Value X-form",
"texts": [
"fabs FRT,FRB (Rc=0)",
"fabs. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 191
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "136",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Negative Absolute Value X-form",
"texts": [
"fnabs FRT,FRB (Rc=0)",
"fnabs. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 191
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "8",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Copy Sign X-form",
"texts": [
"fcpsgn FRT, FRA, FRB (Rc=0)",
"fcpsgn. FRT, FRA, FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 191
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "966",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Floating Merge Even Word X-form",
"texts": [
"fmrgew FRT,FRA,FRB"
]
}
],
"extended_mnemonics": [],
"page": 192
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "838",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Floating Merge Odd Word X-form",
"texts": [
"fmrgow FRT,FRA,FRB"
]
}
],
"extended_mnemonics": [],
"page": 192
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "///",
"offset": 21,
"size": 5
},
{
"name": "21",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Add A-form",
"texts": [
"fadd FRT,FRA,FRB (Rc=0)",
"fadd. FRT,FRA,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "///",
"offset": 21,
"size": 5
},
{
"name": "21",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Add Single A-form",
"texts": [
"fadds FRT,FRA,FRB (Rc=0)",
"fadds. FRT,FRA,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 193
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "///",
"offset": 21,
"size": 5
},
{
"name": "20",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Subtract A-form",
"texts": [
"fsub FRT,FRA,FRB (Rc=0)",
"fsub. FRT,FRA,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "///",
"offset": 21,
"size": 5
},
{
"name": "20",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Subtract Single A-form",
"texts": [
"fsubs FRT,FRA,FRB (Rc=0)",
"fsubs. FRT,FRA,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 193
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "FRC",
"offset": 21,
"size": 5
},
{
"name": "25",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Multiply A-form",
"texts": [
"fmul FRT,FRA,FRC (Rc=0)",
"fmul. FRT,FRA,FRC (Rc=1)"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "FRC",
"offset": 21,
"size": 5
},
{
"name": "25",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Multiply Single A-form",
"texts": [
"fmuls FRT,FRA,FRC (Rc=0)",
"fmuls. FRT,FRA,FRC (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 194
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "///",
"offset": 21,
"size": 5
},
{
"name": "18",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Divide A-form",
"texts": [
"fdiv FRT,FRA,FRB (Rc=0)",
"fdiv. FRT,FRA,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "///",
"offset": 21,
"size": 5
},
{
"name": "18",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Divide Single A-form",
"texts": [
"fdivs FRT,FRA,FRB (Rc=0)",
"fdivs. FRT,FRA,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 194
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "///",
"offset": 21,
"size": 5
},
{
"name": "22",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Square Root A-form",
"texts": [
"fsqrt FRT,FRB (Rc=0)",
"fsqrt. FRT,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "///",
"offset": 21,
"size": 5
},
{
"name": "22",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Square Root Single A-form",
"texts": [
"fsqrts FRT,FRB (Rc=0)",
"fsqrts. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 195
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "///",
"offset": 21,
"size": 5
},
{
"name": "24",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Reciprocal Estimate A-form",
"texts": [
"fre FRT,FRB (Rc=0)",
"fre. FRT,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "///",
"offset": 21,
"size": 5
},
{
"name": "24",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Reciprocal Estimate Single A-form",
"texts": [
"fres FRT,FRB (Rc=0)",
"fres. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 195
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "///",
"offset": 21,
"size": 5
},
{
"name": "26",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Reciprocal Square Root Estimate A-form",
"texts": [
"frsqrte FRT,FRB (Rc=0)",
"frsqrte. FRT,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "///",
"offset": 21,
"size": 5
},
{
"name": "26",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Reciprocal Square Root Estimate Single A-form",
"texts": [
"frsqrtes FRT,FRB (Rc=0)",
"frsqrtes. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 196
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "128",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Floating Test for software Divide X-form",
"texts": [
"ftdiv BF,FRA,FRB"
]
}
],
"extended_mnemonics": [],
"page": 196
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "160",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Floating Test for software Square Root X-form",
"texts": [
"ftsqrt BF,FRB"
]
}
],
"extended_mnemonics": [],
"page": 197
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "FRC",
"offset": 21,
"size": 5
},
{
"name": "29",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Multiply-Add A-form",
"texts": [
"fmadd FRT,FRA,FRC,FRB (Rc=0)",
"fmadd. FRT,FRA,FRC,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "FRC",
"offset": 21,
"size": 5
},
{
"name": "29",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Multiply-Add Single A-form",
"texts": [
"fmadds FRT,FRA,FRC,FRB (Rc=0)",
"fmadds. FRT,FRA,FRC,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 198
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "FRC",
"offset": 21,
"size": 5
},
{
"name": "28",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Multiply-Subtract A-form",
"texts": [
"fmsub FRT,FRA,FRC,FRB (Rc=0)",
"fmsub. FRT,FRA,FRC,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "FRC",
"offset": 21,
"size": 5
},
{
"name": "28",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Multiply-Subtract Single A-form",
"texts": [
"fmsubs FRT,FRA,FRC,FRB (Rc=0)",
"fmsubs. FRT,FRA,FRC,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 198
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "FRC",
"offset": 21,
"size": 5
},
{
"name": "31",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Negative Multiply-Add A-form",
"texts": [
"fnmadd FRT,FRA,FRC,FRB (Rc=0)",
"fnmadd. FRT,FRA,FRC,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "FRC",
"offset": 21,
"size": 5
},
{
"name": "31",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Negative Multiply-Add Single A-form",
"texts": [
"fnmadds FRT,FRA,FRC,FRB (Rc=0)",
"fnmadds. FRT,FRA,FRC,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 199
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "FRC",
"offset": 21,
"size": 5
},
{
"name": "30",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Negative Multiply-Subtract A-form",
"texts": [
"fnmsub FRT,FRA,FRC,FRB (Rc=0)",
"fnmsub. FRT,FRA,FRC,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "FRC",
"offset": 21,
"size": 5
},
{
"name": "30",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Negative Multiply-Subtract Single A-form",
"texts": [
"fnmsubs FRT,FRA,FRC,FRB (Rc=0)",
"fnmsubs. FRT,FRA,FRC,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 199
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "12",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Round to Single-Precision X-form",
"texts": [
"frsp FRT,FRB (Rc=0)",
"frsp. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 200
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "814",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Convert with round Double-Precision To Signed Doubleword format X-form",
"texts": [
"fctid FRT,FRB (Rc=0)",
"fctid. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 200
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "815",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Convert with truncate Double-Precision To Signed Doubleword format X-form",
"texts": [
"fctidz FRT,FRB (Rc=0)",
"fctidz. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 201
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "942",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Convert with round Double-Precision To Unsigned Doubleword format X-form",
"texts": [
"fctidu FRT,FRB (Rc=0)",
"fctidu. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 201
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "943",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Convert with truncate Double-Precision To Unsigned Doubleword format X-form",
"texts": [
"fctiduz FRT,FRB (Rc=0)",
"fctiduz. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 202
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "14",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Convert with round Double-Precision To Signed Word format X-form",
"texts": [
"fctiw FRT,FRB (Rc=0)",
"fctiw. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 202
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "15",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Convert with truncate Double-Precision To Signed Word fomat X-form",
"texts": [
"fctiwz FRT,FRB (Rc=0)",
"fctiwz. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 203
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "142",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Convert with round Double-Precision To Unsigned Word format X-form",
"texts": [
"fctiwu FRT,FRB (Rc=0)",
"fctiwu. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 203
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "143",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Convert with truncate Double-Precision To Unsigned Word format X-form",
"texts": [
"fctiwuz FRT,FRB (Rc=0)",
"fctiwuz. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 204
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "846",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Convert with round Signed Doubleword to Double-Precision format X-form",
"texts": [
"fcfid FRT,FRB (Rc=0)",
"fcfid. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 204
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "974",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Convert with round Unsigned Doubleword to Double-Precision format X-form",
"texts": [
"fcfidu FRT,FRB (Rc=0)",
"fcfidu. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 205
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "846",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Convert with round Signed Doubleword to Single-Precision format X-form",
"texts": [
"fcfids FRT,FRB (Rc=0)",
"fcfids. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 205
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "974",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Convert with round Unsigned Doubleword to Single-Precision format X-form",
"texts": [
"fcfidus FRT,FRB (Rc=0)",
"fcfidus. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 206
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "392",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Round to Integer Nearest X-form",
"texts": [
"frin FRT,FRB (Rc=0)",
"frin. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 208
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "424",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Round to Integer Toward Zero X-form",
"texts": [
"friz FRT,FRB (Rc=0)",
"friz. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 208
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "456",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Round to Integer Plus X-form",
"texts": [
"frip FRT,FRB (Rc=0)",
"frip. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 208
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "488",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Round to Integer Minus X-form",
"texts": [
"frim FRT,FRB (Rc=0)",
"frim. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 208
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "0",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Floating Compare Unordered X-form",
"texts": [
"fcmpu BF,FRA,FRB"
]
}
],
"extended_mnemonics": [],
"page": 209
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "32",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Floating Compare Ordered X-form",
"texts": [
"fcmpo BF,FRA,FRB"
]
}
],
"extended_mnemonics": [],
"page": 209
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "FRC",
"offset": 21,
"size": 5
},
{
"name": "23",
"offset": 26,
"size": 5
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Floating Select A-form",
"texts": [
"fsel FRT,FRA,FRC,FRB (Rc=0)",
"fsel. FRT,FRA,FRC,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 210
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "0",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "583",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Move From FPSCR X-form",
"texts": [
"mffs FRT (Rc=0)",
"mffs. FRT (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 212
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "1",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "583",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move From FPSCR & Clear Enables X-form",
"texts": [
"mffsce FRT"
]
}
],
"extended_mnemonics": [],
"page": 212
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "20",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "583",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move From FPSCR Control & Set DRN X-form",
"texts": [
"mffscdrn FRT,FRB"
]
}
],
"extended_mnemonics": [],
"page": 212
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "21",
"offset": 11,
"size": 5
},
{
"name": "//",
"offset": 16,
"size": 2
},
{
"name": "DRM",
"offset": 18,
"size": 3
},
{
"name": "583",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move From FPSCR Control & Set DRN Immediate X-form",
"texts": [
"mffscdrni FRT,DRM"
]
}
],
"extended_mnemonics": [],
"page": 213
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "22",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "583",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move From FPSCR Control & Set RN X-form",
"texts": [
"mffscrn FRT,FRB"
]
}
],
"extended_mnemonics": [],
"page": 213
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "23",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 3
},
{
"name": "RM",
"offset": 19,
"size": 2
},
{
"name": "583",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move From FPSCR Control & Set RN Immediate X-form",
"texts": [
"mffscrni FRT,RM"
]
}
],
"extended_mnemonics": [],
"page": 213
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "24",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "583",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move From FPSCR Lightweight X-form",
"texts": [
"mffsl FRT"
]
}
],
"extended_mnemonics": [],
"page": 213
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "BFA",
"offset": 11,
"size": 3
},
{
"name": "//",
"offset": 14,
"size": 2
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "64",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move to Condition Register from FPSCR X-form",
"texts": [
"mcrfs BF,BFA"
]
}
],
"extended_mnemonics": [],
"page": 214
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "///",
"offset": 11,
"size": 4
},
{
"name": "W",
"offset": 15,
"size": 1
},
{
"name": "U",
"offset": 16,
"size": 4
},
{
"name": "/",
"offset": 20,
"size": 1
},
{
"name": "134",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Move To FPSCR Field Immediate X-form",
"texts": [
"mtfsfi BF,U,W (Rc=0)",
"mtfsfi. BF,U,W (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 214
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "L",
"offset": 6,
"size": 1
},
{
"name": "FLM",
"offset": 7,
"size": 8
},
{
"name": "W",
"offset": 15,
"size": 1
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "711",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Move To FPSCR Fields XFL-form",
"texts": [
"mtfsf FLM,FRB,L,W (Rc=0)",
"mtfsf. FLM,FRB,L,W (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 214
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "70",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Move To FPSCR Bit 0 X-form",
"texts": [
"mtfsb0 BT (Rc=0)",
"mtfsb0. BT (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 215
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "38",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "Move To FPSCR Bit 1 X-form",
"texts": [
"mtfsb1 BT (Rc=0)",
"mtfsb1. BT (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 215
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "2",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Add X-form",
"texts": [
"dadd FRT,FRA,FRB (Rc=0)",
"dadd. FRT,FRA,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "FRAp",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "2",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Add Quad X-form",
"texts": [
"daddq FRTp,FRAp,FRBp (Rc=0)",
"daddq. FRTp,FRAp,FRBp (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 236
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "514",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Subtract X-form",
"texts": [
"dsub FRT,FRA,FRB (Rc=0)",
"dsub. FRT,FRA,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "FRAp",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "514",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Subtract Quad X-form",
"texts": [
"dsubq FRTp,FRAp,FRBp (Rc=0)",
"dsubq. FRTp,FRAp,FRBp (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 236
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "34",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Multiply X-form",
"texts": [
"dmul FRT,FRA,FRB (Rc=0)",
"dmul. FRT,FRA,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "FRAp",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "34",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Multiply Quad X-form",
"texts": [
"dmulq FRTp,FRAp,FRBp (Rc=0)",
"dmulq. FRTp,FRAp,FRBp (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 238
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "546",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Divide X-form",
"texts": [
"ddiv FRT,FRA,FRB (Rc=0)",
"ddiv. FRT,FRA,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "FRAp",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "546",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Divide Quad X-form",
"texts": [
"ddivq FRTp,FRAp,FRBp (Rc=0)",
"ddivq. FRTp,FRAp,FRBp (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 239
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "642",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Compare Unordered X-form",
"texts": [
"dcmpu BF,FRA,FRB"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRAp",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "642",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Compare Unordered Quad X-form",
"texts": [
"dcmpuq BF,FRAp,FRBp"
]
}
],
"extended_mnemonics": [],
"page": 241
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "130",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Compare Ordered X-form",
"texts": [
"dcmpo BF,FRA,FRB"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRAp",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "130",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Compare Ordered Quad X-form",
"texts": [
"dcmpoq BF,FRAp,FRBp"
]
}
],
"extended_mnemonics": [],
"page": 242
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "DCM",
"offset": 16,
"size": 6
},
{
"name": "194",
"offset": 22,
"size": 9
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Test Data Class Z22-form",
"texts": [
"dtstdc BF,FRA,DCM"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRAp",
"offset": 11,
"size": 5
},
{
"name": "DCM",
"offset": 16,
"size": 6
},
{
"name": "194",
"offset": 22,
"size": 9
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Test Data Class Quad Z22-form",
"texts": [
"dtstdcq BF,FRAp,DCM"
]
}
],
"extended_mnemonics": [],
"page": 243
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "DGM",
"offset": 16,
"size": 6
},
{
"name": "226",
"offset": 22,
"size": 9
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Test Data Group Z22-form",
"texts": [
"dtstdg BF,FRA,DGM"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRAp",
"offset": 11,
"size": 5
},
{
"name": "DGM",
"offset": 16,
"size": 6
},
{
"name": "226",
"offset": 22,
"size": 9
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Test Data Group Quad Z22-form",
"texts": [
"dtstdgq BF,FRAp,DGM"
]
}
],
"extended_mnemonics": [],
"page": 243
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "162",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Test Exponent X-form",
"texts": [
"dtstex BF,FRA,FRB"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRAp",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "162",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Test Exponent Quad X-form",
"texts": [
"dtstexq BF,FRAp,FRBp"
]
}
],
"extended_mnemonics": [],
"page": 244
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "674",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Test Significance X-form",
"texts": [
"dtstsf BF,FRA,FRB"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "674",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Test Significance Quad X-form",
"texts": [
"dtstsfq BF,FRA,FRBp"
]
}
],
"extended_mnemonics": [],
"page": 245
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "/",
"offset": 9,
"size": 1
},
{
"name": "UIM",
"offset": 10,
"size": 6
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "675",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Test Significance Immediate X-form",
"texts": [
"dtstsfi BF,UIM,FRB"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "/",
"offset": 9,
"size": 1
},
{
"name": "UIM",
"offset": 10,
"size": 6
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "675",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Test Significance Immediate Quad X-form",
"texts": [
"dtstsfiq BF,UIM,FRBp"
]
}
],
"extended_mnemonics": [],
"page": 246
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "TE",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "RMC",
"offset": 21,
"size": 2
},
{
"name": "67",
"offset": 23,
"size": 8
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Quantize Immediate Z23-form",
"texts": [
"dquai TE,FRT,FRB,RMC (Rc=0)",
"dquai. TE,FRT,FRB,RMC (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "TE",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "RMC",
"offset": 21,
"size": 2
},
{
"name": "67",
"offset": 23,
"size": 8
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Quantize Immediate Quad Z23-form",
"texts": [
"dquaiq TE,FRTp,FRBp,RMC (Rc=0)",
"dquaiq. TE,FRTp,FRBp,RMC (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 247
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "RMC",
"offset": 21,
"size": 2
},
{
"name": "3",
"offset": 23,
"size": 8
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Quantize Z23-form",
"texts": [
"dqua FRT,FRA,FRB,RMC (Rc=0)",
"dqua. FRT,FRA,FRB,RMC (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "FRAp",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "RMC",
"offset": 21,
"size": 2
},
{
"name": "3",
"offset": 23,
"size": 8
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Quantize Quad Z23-form",
"texts": [
"dquaq FRTp,FRAp,FRBp,RMC (Rc=0)",
"dquaq. FRTp,FRAp,FRBp,RMC (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 249
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "RMC",
"offset": 21,
"size": 2
},
{
"name": "35",
"offset": 23,
"size": 8
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Reround Z23-form",
"texts": [
"drrnd FRT,FRA,FRB,RMC (Rc=0)",
"drrnd. FRT,FRA,FRB,RMC (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "RMC",
"offset": 21,
"size": 2
},
{
"name": "35",
"offset": 23,
"size": 8
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Reround Quad Z23-form",
"texts": [
"drrndq FRTp,FRA,FRBp,RMC (Rc=0)",
"drrndq. FRTp,FRA,FRBp,RMC (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 251
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 4
},
{
"name": "R",
"offset": 15,
"size": 1
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "RMC",
"offset": 21,
"size": 2
},
{
"name": "99",
"offset": 23,
"size": 8
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Round To FP Integer With Inexact Z23-form",
"texts": [
"drintx R,FRT,FRB,RMC (Rc=0)",
"drintx. R,FRT,FRB,RMC (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 4
},
{
"name": "R",
"offset": 15,
"size": 1
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "RMC",
"offset": 21,
"size": 2
},
{
"name": "99",
"offset": 23,
"size": 8
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Round To FP Integer With Inexact Quad Z23-form",
"texts": [
"drintxq R,FRTp,FRBp,RMC (Rc=0)",
"drintxq. R,FRTp,FRBp,RMC (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 254
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 4
},
{
"name": "R",
"offset": 15,
"size": 1
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "RMC",
"offset": 21,
"size": 2
},
{
"name": "227",
"offset": 23,
"size": 8
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Round To FP Integer Without Inexact Z23-form",
"texts": [
"drintn R,FRT,FRB,RMC (Rc=0)",
"drintn. R,FRT,FRB,RMC (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 4
},
{
"name": "R",
"offset": 15,
"size": 1
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "RMC",
"offset": 21,
"size": 2
},
{
"name": "227",
"offset": 23,
"size": 8
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Round To FP Integer Without Inexact Quad Z23-form",
"texts": [
"drintnq R,FRTp,FRBp,RMC (Rc=0)",
"drintnq. R,FRTp,FRBp,RMC (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 256
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "258",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Convert To DFP Long X-form",
"texts": [
"dctdp FRT,FRB (Rc=0)",
"dctdp. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 259
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "258",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Convert To DFP Extended X-form",
"texts": [
"dctqpq FRTp,FRB (Rc=0)",
"dctqpq. FRTp,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 259
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "770",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Round To DFP Short X-form",
"texts": [
"drsp FRT,FRB (Rc=0)",
"drsp. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 260
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "770",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Round To DFP Long X-form",
"texts": [
"drdpq FRTp,FRBp (Rc=0)",
"drdpq. FRTp,FRBp (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 260
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "802",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Convert From Fixed X-form",
"texts": [
"dcffix FRT,FRB (Rc=0)",
"dcffix. FRT,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 261
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "802",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Convert From Fixed Quad X-form",
"texts": [
"dcffixq FRTp,FRB (Rc=0)",
"dcffixq. FRTp,FRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 261
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "0",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "994",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Convert From Fixed Quadword Quad X-form",
"texts": [
"dcffixqq FRTp,VRB"
]
}
],
"extended_mnemonics": [],
"page": 262
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "290",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Convert To Fixed X-form",
"texts": [
"dctfix FRT,FRB (Rc=0)",
"dctfix. FRT,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "290",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Convert To Fixed Quad X-form",
"texts": [
"dctfixq FRT,FRBp (Rc=0)",
"dctfixq. FRT,FRBp (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 263
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "1",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "994",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "DFP Convert To Fixed Quadword Quad X-form",
"texts": [
"dctfixqq VRT,FRBp"
]
}
],
"extended_mnemonics": [],
"page": 263
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "SP",
"offset": 11,
"size": 2
},
{
"name": "///",
"offset": 13,
"size": 3
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "322",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Decode DPD To BCD X-form",
"texts": [
"ddedpd SP,FRT,FRB (Rc=0)",
"ddedpd. SP,FRT,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "SP",
"offset": 11,
"size": 2
},
{
"name": "///",
"offset": 13,
"size": 3
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "322",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Decode DPD To BCD Quad X-form",
"texts": [
"ddedpdq SP,FRTp,FRBp (Rc=0)",
"ddedpdq. SP,FRTp,FRBp (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 265
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "S",
"offset": 11,
"size": 1
},
{
"name": "///",
"offset": 12,
"size": 4
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "834",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Encode BCD To DPD X-form",
"texts": [
"denbcd S,FRT,FRB (Rc=0)",
"denbcd. S,FRT,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "S",
"offset": 11,
"size": 1
},
{
"name": "///",
"offset": 12,
"size": 4
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "834",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Encode BCD To DPD Quad X-form",
"texts": [
"denbcdq S,FRTp,FRBp (Rc=0)",
"denbcdq. S,FRTp,FRBp (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 265
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "354",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Extract Biased Exponent X-form",
"texts": [
"dxex FRT,FRB (Rc=0)",
"dxex. FRT,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "354",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Extract Biased Exponent Quad X-form",
"texts": [
"dxexq FRT,FRBp (Rc=0)",
"dxexq. FRT,FRBp (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 266
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRB",
"offset": 16,
"size": 5
},
{
"name": "866",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Insert Biased Exponent X-form",
"texts": [
"diex FRT,FRA,FRB (Rc=0)",
"diex. FRT,FRA,FRB (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "FRBp",
"offset": 16,
"size": 5
},
{
"name": "866",
"offset": 21,
"size": 10
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Insert Biased Exponent Quad X-form",
"texts": [
"diexq FRTp,FRA,FRBp",
"diexq. FRTp,FRA,FRBp (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 266
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "SH",
"offset": 16,
"size": 6
},
{
"name": "66",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Shift Significand Left Immediate Z22-form",
"texts": [
"dscli FRT,FRA,SH (Rc=0)",
"dscli. FRT,FRA,SH (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "FRAp",
"offset": 11,
"size": 5
},
{
"name": "SH",
"offset": 16,
"size": 6
},
{
"name": "66",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Shift Significand Left Immediate Quad Z22-form",
"texts": [
"dscliq FRTp,FRAp,SH (Rc=0)",
"dscliq. FRTp,FRAp,SH (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 268
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "FRT",
"offset": 6,
"size": 5
},
{
"name": "FRA",
"offset": 11,
"size": 5
},
{
"name": "SH",
"offset": 16,
"size": 6
},
{
"name": "98",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Shift Significand Right Immediate Z22-form",
"texts": [
"dscri FRT,FRA,SH (Rc=0)",
"dscri. FRT,FRA,SH (Rc=1)"
]
},
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "FRTp",
"offset": 6,
"size": 5
},
{
"name": "FRAp",
"offset": 11,
"size": 5
},
{
"name": "SH",
"offset": 16,
"size": 6
},
{
"name": "98",
"offset": 22,
"size": 9
},
{
"name": "Rc",
"offset": 31,
"size": 1
}
],
"heading": "DFP Shift Significand Right Immediate Quad Z22-form",
"texts": [
"dscriq FRTp,FRAp,SH (Rc=0)",
"dscriq. FRTp,FRAp,SH (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 268
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "7",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Vector Element Byte Indexed X-form",
"texts": [
"lvebx VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 299
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "39",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Vector Element Halfword Indexed X-form",
"texts": [
"lvehx VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 300
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "71",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Vector Element Word Indexed X-form",
"texts": [
"lvewx VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 301
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "103",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Vector Indexed X-form",
"texts": [
"lvx VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 302
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "359",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Vector Indexed Last X-form",
"texts": [
"lvxl VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 302
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "VRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "135",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Vector Element Byte Indexed X-form",
"texts": [
"stvebx VRS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 303
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "VRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "167",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Vector Element Halfword Indexed X-form",
"texts": [
"stvehx VRS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 304
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "VRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "199",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Vector Element Word Indexed X-form",
"texts": [
"stvewx VRS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 305
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "VRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "231",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Vector Indexed X-form",
"texts": [
"stvx VRS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 306
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "VRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "487",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Vector Indexed Last X-form",
"texts": [
"stvxl VRS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 306
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "6",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Vector for Shift Left Indexed X-form",
"texts": [
"lvsl VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 308
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "38",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Vector for Shift Right Indexed X-form",
"texts": [
"lvsr VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 308
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "782",
"offset": 21,
"size": 11
}
],
"heading": "Vector Pack Pixel VX-form",
"texts": [
"vpkpx VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 309
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "398",
"offset": 21,
"size": 11
}
],
"heading": "Vector Pack Signed Halfword Signed Saturate VX-form",
"texts": [
"vpkshss VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 310
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "270",
"offset": 21,
"size": 11
}
],
"heading": "Vector Pack Signed Halfword Unsigned Saturate VX-form",
"texts": [
"vpkshus VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 310
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "462",
"offset": 21,
"size": 11
}
],
"heading": "Vector Pack Signed Word Signed Saturate VX-form",
"texts": [
"vpkswss VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 311
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "334",
"offset": 21,
"size": 11
}
],
"heading": "Vector Pack Signed Word Unsigned Saturate VX-form",
"texts": [
"vpkswus VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 311
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1486",
"offset": 21,
"size": 11
}
],
"heading": "Vector Pack Signed Doubleword Signed Saturate VX-form",
"texts": [
"vpksdss VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 312
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1358",
"offset": 21,
"size": 11
}
],
"heading": "Vector Pack Signed Doubleword Unsigned Saturate VX-form",
"texts": [
"vpksdus VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 312
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "14",
"offset": 21,
"size": 11
}
],
"heading": "Vector Pack Unsigned Halfword Unsigned Modulo VX-form",
"texts": [
"vpkuhum VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 313
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "142",
"offset": 21,
"size": 11
}
],
"heading": "Vector Pack Unsigned Halfword Unsigned Saturate VX-form",
"texts": [
"vpkuhus VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 313
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "78",
"offset": 21,
"size": 11
}
],
"heading": "Vector Pack Unsigned Word Unsigned Modulo VX-form",
"texts": [
"vpkuwum VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 314
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "206",
"offset": 21,
"size": 11
}
],
"heading": "Vector Pack Unsigned Word Unsigned Saturate VX-form",
"texts": [
"vpkuwus VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 314
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1102",
"offset": 21,
"size": 11
}
],
"heading": "Vector Pack Unsigned Doubleword Unsigned Modulo VX-form",
"texts": [
"vpkudum VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 315
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1230",
"offset": 21,
"size": 11
}
],
"heading": "Vector Pack Unsigned Doubleword Unsigned Saturate VX-form",
"texts": [
"vpkudus VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 315
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "526",
"offset": 21,
"size": 11
}
],
"heading": "Vector Unpack High Signed Byte VX-form",
"texts": [
"vupkhsb VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 316
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "654",
"offset": 21,
"size": 11
}
],
"heading": "Vector Unpack Low Signed Byte VX-form",
"texts": [
"vupklsb VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 316
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "590",
"offset": 21,
"size": 11
}
],
"heading": "Vector Unpack High Signed Halfword VX-form",
"texts": [
"vupkhsh VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 317
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "718",
"offset": 21,
"size": 11
}
],
"heading": "Vector Unpack Low Signed Halfword VX-form",
"texts": [
"vupklsh VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 317
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1614",
"offset": 21,
"size": 11
}
],
"heading": "Vector Unpack High Signed Word VX-form",
"texts": [
"vupkhsw VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 318
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1742",
"offset": 21,
"size": 11
}
],
"heading": "Vector Unpack Low Signed Word VX-form",
"texts": [
"vupklsw VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 318
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "846",
"offset": 21,
"size": 11
}
],
"heading": "Vector Unpack High Pixel VX-form",
"texts": [
"vupkhpx VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 319
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "974",
"offset": 21,
"size": 11
}
],
"heading": "Vector Unpack Low Pixel VX-form",
"texts": [
"vupklpx VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 319
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "12",
"offset": 21,
"size": 11
}
],
"heading": "Vector Merge High Byte VX-form",
"texts": [
"vmrghb VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 320
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "268",
"offset": 21,
"size": 11
}
],
"heading": "Vector Merge Low Byte VX-form",
"texts": [
"vmrglb VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 320
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "76",
"offset": 21,
"size": 11
}
],
"heading": "Vector Merge High Halfword VX-form",
"texts": [
"vmrghh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 321
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "332",
"offset": 21,
"size": 11
}
],
"heading": "Vector Merge Low Halfword VX-form",
"texts": [
"vmrglh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 321
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "140",
"offset": 21,
"size": 11
}
],
"heading": "Vector Merge High Word VX-form",
"texts": [
"vmrghw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 322
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "396",
"offset": 21,
"size": 11
}
],
"heading": "Vector Merge Low Word VX-form",
"texts": [
"vmrglw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 322
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1932",
"offset": 21,
"size": 11
}
],
"heading": "Vector Merge Even Word VX-form",
"texts": [
"vmrgew VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 323
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1676",
"offset": 21,
"size": 11
}
],
"heading": "Vector Merge Odd Word VX-form",
"texts": [
"vmrgow VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 323
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "UIM",
"offset": 12,
"size": 4
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "524",
"offset": 21,
"size": 11
}
],
"heading": "Vector Splat Byte VX-form",
"texts": [
"vspltb VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 324
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "//",
"offset": 11,
"size": 2
},
{
"name": "UIM",
"offset": 13,
"size": 3
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "588",
"offset": 21,
"size": 11
}
],
"heading": "Vector Splat Halfword VX-form",
"texts": [
"vsplth VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 324
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 3
},
{
"name": "UIM",
"offset": 14,
"size": 2
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "652",
"offset": 21,
"size": 11
}
],
"heading": "Vector Splat Word VX-form",
"texts": [
"vspltw VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 325
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "SIM",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "780",
"offset": 21,
"size": 11
}
],
"heading": "Vector Splat Immediate Signed Byte VX-form",
"texts": [
"vspltisb VRT,SIM"
]
}
],
"extended_mnemonics": [],
"page": 326
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "SIM",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "844",
"offset": 21,
"size": 11
}
],
"heading": "Vector Splat Immediate Signed Halfword VX-form",
"texts": [
"vspltish VRT,SIM"
]
}
],
"extended_mnemonics": [],
"page": 326
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "SIM",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "908",
"offset": 21,
"size": 11
}
],
"heading": "Vector Splat Immediate Signed Word VX-form",
"texts": [
"vspltisw VRT,SIM"
]
}
],
"extended_mnemonics": [],
"page": 326
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "43",
"offset": 26,
"size": 6
}
],
"heading": "Vector Permute VA-form Vector Permute Right-indexed VA-form",
"texts": [
"vperm VRT,VRA,VRB,VRC vpermr VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 327
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "42",
"offset": 26,
"size": 6
}
],
"heading": "Vector Select VA-form",
"texts": [
"vsel VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 328
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "0",
"offset": 21,
"size": 2
},
{
"name": "SH",
"offset": 23,
"size": 3
},
{
"name": "22",
"offset": 26,
"size": 6
}
],
"heading": "Vector Shift Left Double by Bit Immediate VN-form",
"texts": [
"vsldbi VRT,VRA,VRB,SH"
]
}
],
"extended_mnemonics": [],
"page": 329
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "/",
"offset": 21,
"size": 1
},
{
"name": "SHB",
"offset": 22,
"size": 4
},
{
"name": "44",
"offset": 26,
"size": 6
}
],
"heading": "Vector Shift Left Double by Octet Immediate VA-form",
"texts": [
"vsldoi VRT,VRA,VRB,SHB"
]
}
],
"extended_mnemonics": [],
"page": 329
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 2
},
{
"name": "SH",
"offset": 23,
"size": 3
},
{
"name": "22",
"offset": 26,
"size": 6
}
],
"heading": "Vector Shift Right Double by Bit Immediate VN-form",
"texts": [
"vsrdbi VRT,VRA,VRB,SH"
]
}
],
"extended_mnemonics": [],
"page": 330
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "452",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Left VX-form",
"texts": [
"vsl VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 331
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "708",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Right VX-form",
"texts": [
"vsr VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 331
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1036",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Left by Octet VX-form",
"texts": [
"vslo VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 332
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1100",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Right by Octet VX-form",
"texts": [
"vsro VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 332
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1860",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Left Variable VX-form",
"texts": [
"vslv VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 333
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1796",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Right Variable VX-form",
"texts": [
"vsrv VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 333
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "UIM",
"offset": 12,
"size": 4
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "525",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Unsigned Byte to VSR using immediate-specified index VX-form",
"texts": [
"vextractub VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 335
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "UIM",
"offset": 12,
"size": 4
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "589",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Unsigned Halfword to VSR using immediate-specified index VX-form",
"texts": [
"vextractuh VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 335
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "UIM",
"offset": 12,
"size": 4
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "653",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Unsigned Word to VSR using immediate-specified index VX-form",
"texts": [
"vextractuw VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 336
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "UIM",
"offset": 12,
"size": 4
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "717",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Doubleword to VSR using immediate-specified index VX-form",
"texts": [
"vextractd VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 336
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1549",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Unsigned Byte to GPR using GPR-specified Left-Index VX-form",
"texts": [
"vextublx RT,RA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 337
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1805",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Unsigned Byte to GPR using GPR-specified Right-Index VX-form",
"texts": [
"vextubrx RT,RA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 337
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1613",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Unsigned Halfword to GPR using GPR-specified Left-Index VX-form",
"texts": [
"vextuhlx RT,RA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 338
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1869",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Unsigned Halfword to GPR using GPR-specified Right-Index VX-form",
"texts": [
"vextuhrx RT,RA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 338
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1677",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Unsigned Word to GPR using GPR-specified Left-Index VX-form",
"texts": [
"vextuwlx RT,RA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 339
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1933",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Unsigned Word to GPR using GPR-specified Right-Index VX-form",
"texts": [
"vextuwrx RT,RA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 339
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "RC",
"offset": 21,
"size": 5
},
{
"name": "24",
"offset": 26,
"size": 6
}
],
"heading": "Vector Extract Double Unsigned Byte to VSR using GPR-specified Left-Index VA-form",
"texts": [
"vextdubvlx VRT,VRA,VRB,RC"
]
}
],
"extended_mnemonics": [],
"page": 340
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "RC",
"offset": 21,
"size": 5
},
{
"name": "25",
"offset": 26,
"size": 6
}
],
"heading": "Vector Extract Double Unsigned Byte to VSR using GPR-specified Right-Index VA-form",
"texts": [
"vextdubvrx VRT,VRA,VRB,RC"
]
}
],
"extended_mnemonics": [],
"page": 340
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "RC",
"offset": 21,
"size": 5
},
{
"name": "26",
"offset": 26,
"size": 6
}
],
"heading": "Vector Extract Double Unsigned Halfword to VSR using GPR-specified Left-Index VA-form",
"texts": [
"vextduhvlx VRT,VRA,VRB,RC"
]
}
],
"extended_mnemonics": [],
"page": 341
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "RC",
"offset": 21,
"size": 5
},
{
"name": "27",
"offset": 26,
"size": 6
}
],
"heading": "Vector Extract Double Unsigned Halfword to VSR using GPR-specified Right-Index VA-form",
"texts": [
"vextduhvrx VRT,VRA,VRB,RC"
]
}
],
"extended_mnemonics": [],
"page": 341
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "RC",
"offset": 21,
"size": 5
},
{
"name": "28",
"offset": 26,
"size": 6
}
],
"heading": "Vector Extract Double Unsigned Word to VSR using GPR-specified Left-Index VA-form",
"texts": [
"vextduwvlx VRT,VRA,VRB,RC"
]
}
],
"extended_mnemonics": [],
"page": 342
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "RC",
"offset": 21,
"size": 5
},
{
"name": "29",
"offset": 26,
"size": 6
}
],
"heading": "Vector Extract Double Unsigned Word to VSR using GPR-specified Right-Index VA-form",
"texts": [
"vextduwvrx VRT,VRA,VRB,RC"
]
}
],
"extended_mnemonics": [],
"page": 342
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "RC",
"offset": 21,
"size": 5
},
{
"name": "30",
"offset": 26,
"size": 6
}
],
"heading": "Vector Extract Double Doubleword to VSR using GPR-specified Left-Index VA-form",
"texts": [
"vextddvlx VRT,VRA,VRB,RC"
]
}
],
"extended_mnemonics": [],
"page": 343
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "RC",
"offset": 21,
"size": 5
},
{
"name": "31",
"offset": 26,
"size": 6
}
],
"heading": "Vector Extract Double Doubleword to VSR using GPR-specified Right-Index VA-form",
"texts": [
"vextddvrx VRT,VRA,VRB,RC"
]
}
],
"extended_mnemonics": [],
"page": 343
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "UIM",
"offset": 12,
"size": 4
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "781",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Byte from VSR using immediate-specified index VX-form",
"texts": [
"vinsertb VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 344
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "UIM",
"offset": 12,
"size": 4
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "845",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Halfword from VSR using immediate-specified index VX-form",
"texts": [
"vinserth VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 344
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "UIM",
"offset": 12,
"size": 4
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "909",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Word from VSR using immediate-specified index VX-form",
"texts": [
"vinsertw VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 345
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "UIM",
"offset": 12,
"size": 4
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "973",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Doubleword from VSR using immediate-specified index VX-form",
"texts": [
"vinsertd VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 345
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "527",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Byte from GPR using GPR-specified Left-Index VX-form",
"texts": [
"vinsblx VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 346
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "783",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Byte from GPR using GPR-specified Right-Index VX-form",
"texts": [
"vinsbrx VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 346
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "591",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Halfword from GPR using GPR-specified Left-Index VX-form",
"texts": [
"vinshlx VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 347
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "847",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Halfword from GPR using GPR-specified Right-Index VX-form",
"texts": [
"vinshrx VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 347
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "655",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Word from GPR using GPR-specified Left-Index VX-form",
"texts": [
"vinswlx VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 348
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "911",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Word from GPR using GPR-specified Right-Index VX-form",
"texts": [
"vinswrx VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 348
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "719",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Doubleword from GPR using GPR-specified Left-Index VX-form",
"texts": [
"vinsdlx VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 349
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "975",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Doubleword from GPR using GPR-specified Right-Index VX-form",
"texts": [
"vinsdrx VRT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 349
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "UIM",
"offset": 12,
"size": 4
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "207",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Word from GPR using immediate-specified index VX-form",
"texts": [
"vinsw VRT,RB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 350
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "UIM",
"offset": 12,
"size": 4
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "463",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Doubleword from GPR using immediate-specified index VX-form",
"texts": [
"vinsd VRT,RB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 350
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "15",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Byte from VSR using GPR-specified Left-Index VX-form",
"texts": [
"vinsbvlx VRT,RA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 351
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "271",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Byte from VSR using GPR-specified Right-Index VX-form",
"texts": [
"vinsbvrx VRT,RA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 351
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "79",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Halfword from VSR using GPR-specified Left-Index VX-form",
"texts": [
"vinshvlx VRT,RA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 352
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "335",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Halfword from VSR using GPR-specified Right-Index VX-form",
"texts": [
"vinshvrx VRT,RA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 352
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "143",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Word from VSR using GPR-specified Left-Index VX-form",
"texts": [
"vinswvlx VRT,RA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 353
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "399",
"offset": 21,
"size": 11
}
],
"heading": "Vector Insert Word from VSR using GPR-specified Right-Index VX-form",
"texts": [
"vinswvrx VRT,RA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 353
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "384",
"offset": 21,
"size": 11
}
],
"heading": "Vector Add & Write Carry-out Unsigned Word VX-form",
"texts": [
"vaddcuw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 354
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "768",
"offset": 21,
"size": 11
}
],
"heading": "Vector Add Signed Byte Saturate VX-form",
"texts": [
"vaddsbs VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 354
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "832",
"offset": 21,
"size": 11
}
],
"heading": "Vector Add Signed Halfword Saturate VX-form",
"texts": [
"vaddshs VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 355
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "896",
"offset": 21,
"size": 11
}
],
"heading": "Vector Add Signed Word Saturate VX-form",
"texts": [
"vaddsws VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 355
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "0",
"offset": 21,
"size": 11
}
],
"heading": "Vector Add Unsigned Byte Modulo VX-form",
"texts": [
"vaddubm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 356
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "64",
"offset": 21,
"size": 11
}
],
"heading": "Vector Add Unsigned Halfword Modulo VX-form",
"texts": [
"vadduhm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 356
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "128",
"offset": 21,
"size": 11
}
],
"heading": "Vector Add Unsigned Word Modulo VX-form",
"texts": [
"vadduwm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 357
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "192",
"offset": 21,
"size": 11
}
],
"heading": "Vector Add Unsigned Doubleword Modulo VX-form",
"texts": [
"vaddudm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 357
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "512",
"offset": 21,
"size": 11
}
],
"heading": "Vector Add Unsigned Byte Saturate VX-form",
"texts": [
"vaddubs VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 358
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "576",
"offset": 21,
"size": 11
}
],
"heading": "Vector Add Unsigned Halfword Saturate VX-form",
"texts": [
"vadduhs VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 358
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "640",
"offset": 21,
"size": 11
}
],
"heading": "Vector Add Unsigned Word Saturate VX-form",
"texts": [
"vadduws VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 359
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "256",
"offset": 21,
"size": 11
}
],
"heading": "Vector Add Unsigned Quadword Modulo VX-form",
"texts": [
"vadduqm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 360
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "60",
"offset": 26,
"size": 6
}
],
"heading": "Vector Add Extended Unsigned Quadword Modulo VA-form",
"texts": [
"vaddeuqm VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 360
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "320",
"offset": 21,
"size": 11
}
],
"heading": "Vector Add & write Carry-out Unsigned Quadword VX-form",
"texts": [
"vaddcuq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 361
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "61",
"offset": 26,
"size": 6
}
],
"heading": "Vector Add Extended & write Carry-out Unsigned Quadword VA-form",
"texts": [
"vaddecuq VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 361
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1408",
"offset": 21,
"size": 11
}
],
"heading": "Vector Subtract & Write Carry-Out Unsigned Word VX-form",
"texts": [
"vsubcuw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 362
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1792",
"offset": 21,
"size": 11
}
],
"heading": "Vector Subtract Signed Byte Saturate VX-form",
"texts": [
"vsubsbs VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 362
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1856",
"offset": 21,
"size": 11
}
],
"heading": "Vector Subtract Signed Halfword Saturate VX-form",
"texts": [
"vsubshs VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 363
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1920",
"offset": 21,
"size": 11
}
],
"heading": "Vector Subtract Signed Word Saturate VX-form",
"texts": [
"vsubsws VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 363
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1024",
"offset": 21,
"size": 11
}
],
"heading": "Vector Subtract Unsigned Byte Modulo VX-form",
"texts": [
"vsububm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 364
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1088",
"offset": 21,
"size": 11
}
],
"heading": "Vector Subtract Unsigned Halfword Modulo VX-form",
"texts": [
"vsubuhm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 364
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1152",
"offset": 21,
"size": 11
}
],
"heading": "Vector Subtract Unsigned Word Modulo VX-form",
"texts": [
"vsubuwm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 365
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1216",
"offset": 21,
"size": 11
}
],
"heading": "Vector Subtract Unsigned Doubleword Modulo VX-form",
"texts": [
"vsubudm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 365
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1536",
"offset": 21,
"size": 11
}
],
"heading": "Vector Subtract Unsigned Byte Saturate VX-form",
"texts": [
"vsububs VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 366
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1600",
"offset": 21,
"size": 11
}
],
"heading": "Vector Subtract Unsigned Halfword Saturate VX-form",
"texts": [
"vsubuhs VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 366
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1664",
"offset": 21,
"size": 11
}
],
"heading": "Vector Subtract Unsigned Word Saturate VX-form",
"texts": [
"vsubuws VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 367
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1280",
"offset": 21,
"size": 11
}
],
"heading": "Vector Subtract Unsigned Quadword Modulo VX-form",
"texts": [
"vsubuqm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 368
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "62",
"offset": 26,
"size": 6
}
],
"heading": "Vector Subtract Extended Unsigned Quadword Modulo VA-form",
"texts": [
"vsubeuqm VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 368
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1344",
"offset": 21,
"size": 11
}
],
"heading": "Vector Subtract & write Carry-out Unsigned Quadword VX-form",
"texts": [
"vsubcuq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 369
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "63",
"offset": 26,
"size": 6
}
],
"heading": "Vector Subtract Extended & write Carry-out Unsigned Quadword VA-form",
"texts": [
"vsubecuq VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 369
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "776",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Even Signed Byte VX-form",
"texts": [
"vmulesb VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 370
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "264",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Odd Signed Byte VX-form",
"texts": [
"vmulosb VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 370
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "520",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Even Unsigned Byte VX-form",
"texts": [
"vmuleub VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 371
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "8",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Odd Unsigned Byte VX-form",
"texts": [
"vmuloub VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 371
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "840",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Even Signed Halfword VX-form",
"texts": [
"vmulesh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 372
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "328",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Odd Signed Halfword VX-form",
"texts": [
"vmulosh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 372
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "584",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Even Unsigned Halfword VX-form",
"texts": [
"vmuleuh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 373
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "72",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Odd Unsigned Halfword VX-form",
"texts": [
"vmulouh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 373
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "904",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Even Signed Word VX-form",
"texts": [
"vmulesw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 374
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "392",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Odd Signed Word VX-form",
"texts": [
"vmulosw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 374
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "648",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Even Unsigned Word VX-form",
"texts": [
"vmuleuw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 375
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "136",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Odd Unsigned Word VX-form",
"texts": [
"vmulouw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 375
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "712",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Even Unsigned Doubleword VX-form",
"texts": [
"vmuleud VRT,VRA,VRB "
]
}
],
"extended_mnemonics": [],
"page": 376
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "200",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Odd Unsigned Doubleword VX-form",
"texts": [
"vmuloud VRT,VRA,VRB "
]
}
],
"extended_mnemonics": [],
"page": 376
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "968",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Even Signed Doubleword VX-form",
"texts": [
"vmulesd VRT,VRA,VRB "
]
}
],
"extended_mnemonics": [],
"page": 377
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "456",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Odd Signed Doubleword VX-form",
"texts": [
"vmulosd VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 377
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "137",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Unsigned Word Modulo VX-form",
"texts": [
"vmuluwm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 378
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "905",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply High Signed Word VX-form",
"texts": [
"vmulhsw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 378
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "649",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply High Unsigned Word VX-form",
"texts": [
"vmulhuw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 379
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "969",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply High Signed Doubleword VX-form",
"texts": [
"vmulhsd VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 380
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "713",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply High Unsigned Doubleword VX-form",
"texts": [
"vmulhud VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 380
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "457",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply Low Doubleword VX-form",
"texts": [
"vmulld VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 381
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "32",
"offset": 26,
"size": 6
}
],
"heading": "Vector Multiply-High-Add Signed Halfword Saturate VA-form",
"texts": [
"vmhaddshs VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 382
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "33",
"offset": 26,
"size": 6
}
],
"heading": "Vector Multiply-High-Round-Add Signed Halfword Saturate VA-form",
"texts": [
"vmhraddshs VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 382
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "34",
"offset": 26,
"size": 6
}
],
"heading": "Vector Multiply-Low-Add Unsigned Halfword Modulo VA-form",
"texts": [
"vmladduhm VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 383
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "36",
"offset": 26,
"size": 6
}
],
"heading": "Vector Multiply-Sum Unsigned Byte Modulo VA-form",
"texts": [
"vmsumubm VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 383
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "37",
"offset": 26,
"size": 6
}
],
"heading": "Vector Multiply-Sum Mixed Byte Modulo VA-form",
"texts": [
"vmsummbm VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 384
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "40",
"offset": 26,
"size": 6
}
],
"heading": "Vector Multiply-Sum Signed Halfword Modulo VA-form",
"texts": [
"vmsumshm VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 384
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "41",
"offset": 26,
"size": 6
}
],
"heading": "Vector Multiply-Sum Signed Halfword Saturate VA-form",
"texts": [
"vmsumshs VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 385
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "38",
"offset": 26,
"size": 6
}
],
"heading": "Vector Multiply-Sum Unsigned Halfword Modulo VA-form",
"texts": [
"vmsumuhm VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 385
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "39",
"offset": 26,
"size": 6
}
],
"heading": "Vector Multiply-Sum Unsigned Halfword Saturate VA-form",
"texts": [
"vmsumuhs VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 386
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "35",
"offset": 26,
"size": 6
}
],
"heading": "Vector Multiply-Sum Unsigned Doubleword Modulo VA-form",
"texts": [
"vmsumudm VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 387
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "23",
"offset": 26,
"size": 6
}
],
"heading": "Vector Multiply-Sum & write Carry-out Unsigned Doubleword VA-form",
"texts": [
"vmsumcud VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 388
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "395",
"offset": 21,
"size": 11
}
],
"heading": "Vector Divide Signed Word VX-form",
"texts": [
"vdivsw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 389
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "139",
"offset": 21,
"size": 11
}
],
"heading": "Vector Divide Unsigned Word VX-form",
"texts": [
"vdivuw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 389
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "907",
"offset": 21,
"size": 11
}
],
"heading": "Vector Divide Extended Signed Word VX-form",
"texts": [
"vdivesw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 390
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "651",
"offset": 21,
"size": 11
}
],
"heading": "Vector Divide Extended Unsigned Word VX-form",
"texts": [
"vdiveuw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 390
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "459",
"offset": 21,
"size": 11
}
],
"heading": "Vector Divide Signed Doubleword VX-form",
"texts": [
"vdivsd VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 391
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "203",
"offset": 21,
"size": 11
}
],
"heading": "Vector Divide Unsigned Doubleword VX-form",
"texts": [
"vdivud VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 391
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "971",
"offset": 21,
"size": 11
}
],
"heading": "Vector Divide Extended Signed Doubleword VX-form",
"texts": [
"vdivesd VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 392
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "715",
"offset": 21,
"size": 11
}
],
"heading": "Vector Divide Extended Unsigned Doubleword VX-form",
"texts": [
"vdiveud VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 392
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "267",
"offset": 21,
"size": 11
}
],
"heading": "Vector Divide Signed Quadword VX-form",
"texts": [
"vdivsq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 393
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "11",
"offset": 21,
"size": 11
}
],
"heading": "Vector Divide Unsigned Quadword VX-form",
"texts": [
"vdivuq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 393
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "779",
"offset": 21,
"size": 11
}
],
"heading": "Vector Divide Extended Signed Quadword VX-form",
"texts": [
"vdivesq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 394
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "523",
"offset": 21,
"size": 11
}
],
"heading": "Vector Divide Extended Unsigned Quadword VX-form",
"texts": [
"vdiveuq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 394
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1931",
"offset": 21,
"size": 11
}
],
"heading": "Vector Modulo Signed Word VX-form",
"texts": [
"vmodsw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 395
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1675",
"offset": 21,
"size": 11
}
],
"heading": "Vector Modulo Unsigned Word VX-form",
"texts": [
"vmoduw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 395
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1995",
"offset": 21,
"size": 11
}
],
"heading": "Vector Modulo Signed Doubleword VX-form",
"texts": [
"vmodsd VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 396
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1739",
"offset": 21,
"size": 11
}
],
"heading": "Vector Modulo Unsigned Doubleword VX-form",
"texts": [
"vmodud VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 396
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1803",
"offset": 21,
"size": 11
}
],
"heading": "Vector Modulo Signed Quadword VX-form",
"texts": [
"vmodsq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 397
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1547",
"offset": 21,
"size": 11
}
],
"heading": "Vector Modulo Unsigned Quadword VX-form",
"texts": [
"vmoduq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 397
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1928",
"offset": 21,
"size": 11
}
],
"heading": "Vector Sum across Signed Word Saturate VX-form",
"texts": [
"vsumsws VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 398
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1672",
"offset": 21,
"size": 11
}
],
"heading": "Vector Sum across Half Signed Word Saturate VX-form",
"texts": [
"vsum2sws VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 399
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1800",
"offset": 21,
"size": 11
}
],
"heading": "Vector Sum across Quarter Signed Byte Saturate VX-form",
"texts": [
"vsum4sbs VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 400
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1608",
"offset": 21,
"size": 11
}
],
"heading": "Vector Sum across Quarter Signed Halfword Saturate VX-form",
"texts": [
"vsum4shs VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 400
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1544",
"offset": 21,
"size": 11
}
],
"heading": "Vector Sum across Quarter Unsigned Byte Saturate VX-form",
"texts": [
"vsum4ubs VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 401
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "6",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Negate Word VX-form",
"texts": [
"vnegw VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 402
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "7",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Negate Doubleword VX-form",
"texts": [
"vnegd VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 402
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "16",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extend Sign Byte To Word VX-form",
"texts": [
"vextsb2w VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 403
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "17",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extend Sign Halfword To Word VX-form",
"texts": [
"vextsh2w VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 403
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "24",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extend Sign Byte To Doubleword VX-form",
"texts": [
"vextsb2d VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 404
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "25",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extend Sign Halfword To Doubleword VX-form",
"texts": [
"vextsh2d VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 404
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "26",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extend Sign Word To Doubleword VX-form",
"texts": [
"vextsw2d VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 405
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "27",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extend Sign Doubleword to Quadword VX-form",
"texts": [
"vextsd2q VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 405
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1282",
"offset": 21,
"size": 11
}
],
"heading": "Vector Average Signed Byte VX-form",
"texts": [
"vavgsb VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 406
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1026",
"offset": 21,
"size": 11
}
],
"heading": "Vector Average Unsigned Byte VX-form",
"texts": [
"vavgub VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 406
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1346",
"offset": 21,
"size": 11
}
],
"heading": "Vector Average Signed Halfword VX-form",
"texts": [
"vavgsh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 407
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1090",
"offset": 21,
"size": 11
}
],
"heading": "Vector Average Unsigned Halfword VX-form",
"texts": [
"vavguh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 407
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1410",
"offset": 21,
"size": 11
}
],
"heading": "Vector Average Signed Word VX-form",
"texts": [
"vavgsw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 408
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1154",
"offset": 21,
"size": 11
}
],
"heading": "Vector Average Unsigned Word VX-form",
"texts": [
"vavguw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 408
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1027",
"offset": 21,
"size": 11
}
],
"heading": "Vector Absolute Difference Unsigned Byte VX-form",
"texts": [
"vabsdub VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 409
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1091",
"offset": 21,
"size": 11
}
],
"heading": "Vector Absolute Difference Unsigned Halfword VX-form",
"texts": [
"vabsduh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 409
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1155",
"offset": 21,
"size": 11
}
],
"heading": "Vector Absolute Difference Unsigned Word VX-form",
"texts": [
"vabsduw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 410
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "258",
"offset": 21,
"size": 11
}
],
"heading": "Vector Maximum Signed Byte VX-form",
"texts": [
"vmaxsb VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 411
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "2",
"offset": 21,
"size": 11
}
],
"heading": "Vector Maximum Unsigned Byte VX-form",
"texts": [
"vmaxub VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 411
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "322",
"offset": 21,
"size": 11
}
],
"heading": "Vector Maximum Signed Halfword VX-form",
"texts": [
"vmaxsh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 412
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "66",
"offset": 21,
"size": 11
}
],
"heading": "Vector Maximum Unsigned Halfword VX-form",
"texts": [
"vmaxuh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 412
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "386",
"offset": 21,
"size": 11
}
],
"heading": "Vector Maximum Signed Word VX-form",
"texts": [
"vmaxsw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 413
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "130",
"offset": 21,
"size": 11
}
],
"heading": "Vector Maximum Unsigned Word VX-form",
"texts": [
"vmaxuw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 413
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "450",
"offset": 21,
"size": 11
}
],
"heading": "Vector Maximum Signed Doubleword VX-form",
"texts": [
"vmaxsd VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 414
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "194",
"offset": 21,
"size": 11
}
],
"heading": "Vector Maximum Unsigned Doubleword VX-form",
"texts": [
"vmaxud VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 414
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "770",
"offset": 21,
"size": 11
}
],
"heading": "Vector Minimum Signed Byte VX-form",
"texts": [
"vminsb VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 415
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "514",
"offset": 21,
"size": 11
}
],
"heading": "Vector Minimum Unsigned Byte VX-form",
"texts": [
"vminub VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 415
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "834",
"offset": 21,
"size": 11
}
],
"heading": "Vector Minimum Signed Halfword VX-form",
"texts": [
"vminsh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 416
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "578",
"offset": 21,
"size": 11
}
],
"heading": "Vector Minimum Unsigned Halfword VX-form",
"texts": [
"vminuh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 416
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "898",
"offset": 21,
"size": 11
}
],
"heading": "Vector Minimum Signed Word VX-form",
"texts": [
"vminsw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 417
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "642",
"offset": 21,
"size": 11
}
],
"heading": "Vector Minimum Unsigned Word VX-form",
"texts": [
"vminuw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 417
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "962",
"offset": 21,
"size": 11
}
],
"heading": "Vector Minimum Signed Doubleword VX-form",
"texts": [
"vminsd VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 418
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "706",
"offset": 21,
"size": 11
}
],
"heading": "Vector Minimum Unsigned Doubleword VX-form",
"texts": [
"vminud VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 418
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "6",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Equal Unsigned Byte VC-form",
"texts": [
"vcmpequb VRT,VRA,VRB (Rc=0)",
"vcmpequb. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 419
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "70",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Equal Unsigned Halfword VC-form",
"texts": [
"vcmpequh VRT,VRA,VRB (Rc=0)",
"vcmpequh. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 420
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "134",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Equal Unsigned Word VC-form",
"texts": [
"vcmpequw VRT,VRA,VRB (Rc=0)",
"vcmpequw. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 421
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "199",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Equal Unsigned Doubleword VC-form",
"texts": [
"vcmpequd VRT,VRA,VRB (Rc=0)",
"vcmpequd. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 422
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "455",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Equal Quadword VC-form",
"texts": [
"vcmpequq VRT,VRA,VRB (Rc=0)",
"vcmpequq. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 423
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "774",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Greater Than Signed Byte VC-form",
"texts": [
"vcmpgtsb VRT,VRA,VRB (Rc=0)",
"vcmpgtsb. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 424
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "518",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Greater Than Unsigned Byte VC-form",
"texts": [
"vcmpgtub VRT,VRA,VRB (Rc=0)",
"vcmpgtub. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 424
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "838",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Greater Than Signed Halfword VC-form",
"texts": [
"vcmpgtsh VRT,VRA,VRB (Rc=0)",
"vcmpgtsh. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 425
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "582",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Greater Than Unsigned Halfword VC-form",
"texts": [
"vcmpgtuh VRT,VRA,VRB (Rc=0)",
"vcmpgtuh. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 425
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "902",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Greater Than Signed Word VC-form",
"texts": [
"vcmpgtsw VRT,VRA,VRB (Rc=0)",
"vcmpgtsw. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 426
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "646",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Greater Than Unsigned Word VC-form",
"texts": [
"vcmpgtuw VRT,VRA,VRB (Rc=0)",
"vcmpgtuw. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 426
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "967",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Greater Than Signed Doubleword VC-form",
"texts": [
"vcmpgtsd VRT,VRA,VRB (Rc=0)",
"vcmpgtsd. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 427
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "711",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Greater Than Unsigned Doubleword VC-form",
"texts": [
"vcmpgtud VRT,VRA,VRB (Rc=0)",
"vcmpgtud. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 427
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "903",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Greater Than Signed Quadword VC-form",
"texts": [
"vcmpgtsq VRT,VRA,VRB (Rc=0)",
"vcmpgtsq. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 428
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "647",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Greater Than Unsigned Quadword VC-form",
"texts": [
"vcmpgtuq VRT,VRA,VRB (Rc=0)",
"vcmpgtuq. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 428
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "7",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Not Equal Byte VC-form",
"texts": [
"vcmpneb VRT,VRA,VRB (Rc=0)",
"vcmpneb. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 429
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "263",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Not Equal or Zero Byte VC-form",
"texts": [
"vcmpnezb VRT,VRA,VRB (Rc=0)",
"vcmpnezb. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 429
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "71",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Not Equal Halfword VC-form",
"texts": [
"vcmpneh VRT,VRA,VRB (Rc=0)",
"vcmpneh. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 430
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "327",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Not Equal or Zero Halfword VC-form",
"texts": [
"vcmpnezh VRT,VRA,VRB (Rc=0)",
"vcmpnezh. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 430
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "135",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Not Equal Word VC-form",
"texts": [
"vcmpnew VRT,VRA,VRB (Rc=0)",
"vcmpnew. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 431
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "391",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Not Equal or Zero Word VC-form",
"texts": [
"vcmpnezw VRT,VRA,VRB (Rc=0)",
"vcmpnezw. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 431
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "321",
"offset": 21,
"size": 11
}
],
"heading": "Vector Compare Signed Quadword VX-form",
"texts": [
"vcmpsq BF,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 432
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "257",
"offset": 21,
"size": 11
}
],
"heading": "Vector Compare Unsigned Quadword VX-form",
"texts": [
"vcmpuq BF,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 432
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1028",
"offset": 21,
"size": 11
}
],
"heading": "Vector Logical AND VX-form",
"texts": [
"vand VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 433
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1092",
"offset": 21,
"size": 11
}
],
"heading": "Vector Logical AND with Complement VX-form",
"texts": [
"vandc VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 433
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1668",
"offset": 21,
"size": 11
}
],
"heading": "Vector Logical Equivalence VX-form",
"texts": [
"veqv VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 434
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1412",
"offset": 21,
"size": 11
}
],
"heading": "Vector Logical NAND VX-form",
"texts": [
"vnand VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 434
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1156",
"offset": 21,
"size": 11
}
],
"heading": "Vector Logical OR VX-form",
"texts": [
"vor VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 434
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1348",
"offset": 21,
"size": 11
}
],
"heading": "Vector Logical OR with Complement VX-form",
"texts": [
"vorc VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 434
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1284",
"offset": 21,
"size": 11
}
],
"heading": "Vector Logical NOR VX-form",
"texts": [
"vnor VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 434
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1220",
"offset": 21,
"size": 11
}
],
"heading": "Vector Logical XOR VX-form",
"texts": [
"vxor VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 434
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "4",
"offset": 21,
"size": 11
}
],
"heading": "Vector Rotate Left Byte VX-form",
"texts": [
"vrlb VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 435
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "68",
"offset": 21,
"size": 11
}
],
"heading": "Vector Rotate Left Halfword VX-form",
"texts": [
"vrlh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 435
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "132",
"offset": 21,
"size": 11
}
],
"heading": "Vector Rotate Left Word VX-form",
"texts": [
"vrlw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 436
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "196",
"offset": 21,
"size": 11
}
],
"heading": "Vector Rotate Left Doubleword VX-form",
"texts": [
"vrld VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 436
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "5",
"offset": 21,
"size": 11
}
],
"heading": "Vector Rotate Left Quadword VX-form",
"texts": [
"vrlq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 437
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "389",
"offset": 21,
"size": 11
}
],
"heading": "Vector Rotate Left Word then AND with Mask VX-form",
"texts": [
"vrlwnm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 438
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "453",
"offset": 21,
"size": 11
}
],
"heading": "Vector Rotate Left Doubleword then AND with Mask VX-form",
"texts": [
"vrldnm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 439
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "325",
"offset": 21,
"size": 11
}
],
"heading": "Vector Rotate Left Quadword then AND with Mask VX-form",
"texts": [
"vrlqnm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 440
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "133",
"offset": 21,
"size": 11
}
],
"heading": "Vector Rotate Left Word then Mask Insert VX-form",
"texts": [
"vrlwmi VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 441
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "197",
"offset": 21,
"size": 11
}
],
"heading": "Vector Rotate Left Doubleword then Mask Insert VX-form",
"texts": [
"vrldmi VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 442
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "69",
"offset": 21,
"size": 11
}
],
"heading": "Vector Rotate Left Quadword then Mask Insert VX-form",
"texts": [
"vrlqmi VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 443
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "260",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Left Byte VX-form",
"texts": [
"vslb VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 444
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "324",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Left Halfword VX-form",
"texts": [
"vslh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 444
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "388",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Left Word VX-form",
"texts": [
"vslw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 445
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1476",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Left Doubleword VX-form",
"texts": [
"vsld VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 445
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "261",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Left Quadword VX-form",
"texts": [
"vslq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 446
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "516",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Right Byte VX-form",
"texts": [
"vsrb VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 447
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "580",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Right Halfword VX-form",
"texts": [
"vsrh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 447
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "644",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Right Word VX-form",
"texts": [
"vsrw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 448
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1732",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Right Doubleword VX-form",
"texts": [
"vsrd VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 448
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "517",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Right Quadword VX-form",
"texts": [
"vsrq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 449
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "772",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Right Algebraic Byte VX-form",
"texts": [
"vsrab VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 450
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "836",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Right Algebraic Halfword VX-form",
"texts": [
"vsrah VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 450
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "900",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Right Algebraic Word VX-form",
"texts": [
"vsraw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 451
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "964",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Right Algebraic Doubleword VX-form",
"texts": [
"vsrad VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 451
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "773",
"offset": 21,
"size": 11
}
],
"heading": "Vector Shift Right Algebraic Quadword VX-form",
"texts": [
"vsraq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 452
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "10",
"offset": 21,
"size": 11
}
],
"heading": "Vector Add Floating-Point VX-form",
"texts": [
"vaddfp VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 453
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "74",
"offset": 21,
"size": 11
}
],
"heading": "Vector Subtract Floating-Point VX-form",
"texts": [
"vsubfp VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 453
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "46",
"offset": 26,
"size": 6
}
],
"heading": "Vector Multiply-Add Floating-Point VA-form",
"texts": [
"vmaddfp VRT,VRA,VRC,VRB"
]
}
],
"extended_mnemonics": [],
"page": 454
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "47",
"offset": 26,
"size": 6
}
],
"heading": "Vector Negative Multiply-Subtract Floating-Point VA-form",
"texts": [
"vnmsubfp VRT,VRA,VRC,VRB"
]
}
],
"extended_mnemonics": [],
"page": 454
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1034",
"offset": 21,
"size": 11
}
],
"heading": "Vector Maximum Floating-Point VX-form",
"texts": [
"vmaxfp VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 455
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1098",
"offset": 21,
"size": 11
}
],
"heading": "Vector Minimum Floating-Point VX-form",
"texts": [
"vminfp VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 455
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "UIM",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "970",
"offset": 21,
"size": 11
}
],
"heading": "Vector Convert with round to zero from floating-point To Signed Word format Saturate VX-form",
"texts": [
"vctsxs VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [
"vcfpsxws VRT,VRB,UIM vctsxs VRT,VRB,UIM"
],
"page": 456
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "UIM",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "906",
"offset": 21,
"size": 11
}
],
"heading": "Vector Convert with round to zero from floating-point To Unsigned Word format Saturate VX-form",
"texts": [
"vctuxs VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [
"vcfpuxws VRT,VRB,UIM vctuxs VRT,VRB,UIM"
],
"page": 456
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "UIM",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "842",
"offset": 21,
"size": 11
}
],
"heading": "Vector Convert with round to nearest From Signed Word to floating-point format VX-form",
"texts": [
"vcfsx VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [
"vcsxwfp VRT,VRB,UIM vcfsx VRT,VRB,UIM"
],
"page": 457
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "UIM",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "778",
"offset": 21,
"size": 11
}
],
"heading": "Vector Convert with round to nearest From Unsigned Word to floating-point format VX-form",
"texts": [
"vcfux VRT,VRB,UIM"
]
}
],
"extended_mnemonics": [
"vcuxwfp VRT,VRB,UIM vcfux VRT,VRB,UIM"
],
"page": 457
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "714",
"offset": 21,
"size": 11
}
],
"heading": "Vector Round to Floating-Point Integer toward -Infinity VX-form",
"texts": [
"vrfim VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 458
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "522",
"offset": 21,
"size": 11
}
],
"heading": "Vector Round to Floating-Point Integer Nearest VX-form",
"texts": [
"vrfin VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 458
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "650",
"offset": 21,
"size": 11
}
],
"heading": "Vector Round to Floating-Point Integer toward +Infinity VX-form",
"texts": [
"vrfip VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 459
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "586",
"offset": 21,
"size": 11
}
],
"heading": "Vector Round to Floating-Point Integer toward Zero VX-form",
"texts": [
"vrfiz VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 459
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "966",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Bounds Floating-Point VC-form",
"texts": [
"vcmpbfp VRT,VRA,VRB (Rc=0)",
"vcmpbfp. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 460
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "198",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Equal Floating-Point VC-form",
"texts": [
"vcmpeqfp VRT,VRA,VRB (Rc=0)",
"vcmpeqfp. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 461
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "454",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Greater Than or Equal Floating-Point VC-form",
"texts": [
"vcmpgefp VRT,VRA,VRB (Rc=0)",
"vcmpgefp. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 461
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "710",
"offset": 22,
"size": 10
}
],
"heading": "Vector Compare Greater Than Floating-Point VC-form",
"texts": [
"vcmpgtfp VRT,VRA,VRB (Rc=0)",
"vcmpgtfp. VRT,VRA,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 462
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "394",
"offset": 21,
"size": 11
}
],
"heading": "Vector 2 Raised to the Exponent Estimate Floating-Point VX-form",
"texts": [
"vexptefp VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 463
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "458",
"offset": 21,
"size": 11
}
],
"heading": "Vector Log Base 2 Estimate Floating-Point VX-form",
"texts": [
"vlogefp VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 464
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "266",
"offset": 21,
"size": 11
}
],
"heading": "Vector Reciprocal Estimate Floating-Point VX-form",
"texts": [
"vrefp VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 465
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "330",
"offset": 21,
"size": 11
}
],
"heading": "Vector Reciprocal Square Root Estimate Floating-Point VX-form",
"texts": [
"vrsqrtefp VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 465
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1288",
"offset": 21,
"size": 11
}
],
"heading": "Vector AES Cipher VX-form",
"texts": [
"vcipher VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 466
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1289",
"offset": 21,
"size": 11
}
],
"heading": "Vector AES Cipher Last VX-form",
"texts": [
"vcipherlast VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 466
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1352",
"offset": 21,
"size": 11
}
],
"heading": "Vector AES Inverse Cipher VX-form",
"texts": [
"vncipher VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 467
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1353",
"offset": 21,
"size": 11
}
],
"heading": "Vector AES Inverse Cipher Last VX-form",
"texts": [
"vncipherlast VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 467
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "1480",
"offset": 21,
"size": 11
}
],
"heading": "Vector AES SubBytes VX-form",
"texts": [
"vsbox VRT,VRA"
]
}
],
"extended_mnemonics": [],
"page": 468
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "ST",
"offset": 16,
"size": 1
},
{
"name": "SIX",
"offset": 17,
"size": 4
},
{
"name": "1730",
"offset": 21,
"size": 11
}
],
"heading": "Vector SHA-512 Sigma Doubleword VX-form",
"texts": [
"vshasigmad VRT,VRA,ST,SIX"
]
}
],
"extended_mnemonics": [],
"page": 469
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "ST",
"offset": 16,
"size": 1
},
{
"name": "SIX",
"offset": 17,
"size": 4
},
{
"name": "1666",
"offset": 21,
"size": 11
}
],
"heading": "Vector SHA-256 Sigma Word VX-form",
"texts": [
"vshasigmaw VRT,VRA,ST,SIX"
]
}
],
"extended_mnemonics": [],
"page": 470
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1032",
"offset": 21,
"size": 11
}
],
"heading": "Vector Polynomial Multiply-Sum Byte VX-form",
"texts": [
"vpmsumb VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 471
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1096",
"offset": 21,
"size": 11
}
],
"heading": "Vector Polynomial Multiply-Sum Halfword VX-form",
"texts": [
"vpmsumh VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 472
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1160",
"offset": 21,
"size": 11
}
],
"heading": "Vector Polynomial Multiply-Sum Word VX-form",
"texts": [
"vpmsumw VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 473
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1224",
"offset": 21,
"size": 11
}
],
"heading": "Vector Polynomial Multiply-Sum Doubleword VX-form",
"texts": [
"vpmsumd VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 474
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "VRC",
"offset": 21,
"size": 5
},
{
"name": "45",
"offset": 26,
"size": 6
}
],
"heading": "Vector Permute & Exclusive-OR VA-form",
"texts": [
"vpermxor VRT,VRA,VRB,VRC"
]
}
],
"extended_mnemonics": [],
"page": 475
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1292",
"offset": 21,
"size": 11
}
],
"heading": "Vector Gather Bits by Bytes by Doubleword VX-form",
"texts": [
"vgbbd VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 476
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "//",
"offset": 11,
"size": 2
},
{
"name": "N",
"offset": 13,
"size": 3
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1228",
"offset": 21,
"size": 11
}
],
"heading": "Vector Gather every Nth Bit VX-form",
"texts": [
"vgnb RT,VRB,N"
]
}
],
"extended_mnemonics": [],
"page": 477
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1794",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Leading Zeros Byte VX-form",
"texts": [
"vclzb VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 478
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1858",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Leading Zeros Halfword VX-form",
"texts": [
"vclzh VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 478
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1922",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Leading Zeros Word VX-form",
"texts": [
"vclzw VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 479
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1986",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Leading Zeros Doubleword VX-form",
"texts": [
"vclzd VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 480
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1924",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Leading Zeros Doubleword under bit Mask VX-form",
"texts": [
"vclzdm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 480
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "28",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Trailing Zeros Byte VX-form",
"texts": [
"vctzb VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 481
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "29",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Trailing Zeros Halfword VX-form",
"texts": [
"vctzh VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 481
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "30",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Trailing Zeros Word VX-form",
"texts": [
"vctzw VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 482
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "31",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Trailing Zeros Doubleword VX-form",
"texts": [
"vctzd VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 483
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1988",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Trailing Zeros Doubleword under bit Mask VX-form",
"texts": [
"vctzdm VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 483
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "0",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Leading Zero Least-Significant Bits Byte VX-form",
"texts": [
"vclzlsbb RT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 484
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "1",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Trailing Zero Least-Significant Bits Byte VX-form",
"texts": [
"vctzlsbb RT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 484
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1485",
"offset": 21,
"size": 11
}
],
"heading": "Vector Parallel Bits Deposit Doubleword VX-form",
"texts": [
"vpdepd VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 485
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1421",
"offset": 21,
"size": 11
}
],
"heading": "Vector Parallel Bits Extract Doubleword VX-form",
"texts": [
"vpextd VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 486
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1357",
"offset": 21,
"size": 11
}
],
"heading": "Vector Centrifuge Doubleword VX-form",
"texts": [
"vcfuged VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 487
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1795",
"offset": 21,
"size": 11
}
],
"heading": "Vector Population Count Byte VX-form",
"texts": [
"vpopcntb VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 488
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1859",
"offset": 21,
"size": 11
}
],
"heading": "Vector Population Count Halfword VX-form",
"texts": [
"vpopcnth VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 488
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1923",
"offset": 21,
"size": 11
}
],
"heading": "Vector Population Count Word VX-form",
"texts": [
"vpopcntw VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 489
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1987",
"offset": 21,
"size": 11
}
],
"heading": "Vector Population Count Doubleword VX-form",
"texts": [
"vpopcntd VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 489
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "8",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Parity Byte Word VX-form",
"texts": [
"vprtybw VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 490
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "9",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Parity Byte Doubleword VX-form",
"texts": [
"vprtybd VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 490
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "10",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1538",
"offset": 21,
"size": 11
}
],
"heading": "Vector Parity Byte Quadword VX-form",
"texts": [
"vprtybq VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 491
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1484",
"offset": 21,
"size": 11
}
],
"heading": "Vector Bit Permute Doubleword VX-form",
"texts": [
"vbpermd VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 492
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1356",
"offset": 21,
"size": 11
}
],
"heading": "Vector Bit Permute Quadword VX-form",
"texts": [
"vbpermq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 493
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "16",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Move to VSR Byte Mask VX-form",
"texts": [
"mtvsrbm VRT,RB"
]
}
],
"extended_mnemonics": [],
"page": 494
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "17",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Move to VSR Halfword Mask VX-form",
"texts": [
"mtvsrhm VRT,RB"
]
}
],
"extended_mnemonics": [],
"page": 494
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "18",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Move to VSR Word Mask VX-form",
"texts": [
"mtvsrwm VRT,RB"
]
}
],
"extended_mnemonics": [],
"page": 495
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "19",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Move to VSR Doubleword Mask VX-form",
"texts": [
"mtvsrdm VRT,RB"
]
}
],
"extended_mnemonics": [],
"page": 495
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "20",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Move to VSR Quadword Mask VX-form",
"texts": [
"mtvsrqm VRT,RB"
]
}
],
"extended_mnemonics": [],
"page": 496
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "b1",
"offset": 11,
"size": 5
},
{
"name": "b0",
"offset": 16,
"size": 10
},
{
"name": "10",
"offset": 26,
"size": 5
},
{
"name": "b2",
"offset": 31,
"size": 1
}
],
"heading": "Move To VSR Byte Mask Immediate DX-form",
"texts": [
"mtvsrbmi VRT,bm"
]
}
],
"extended_mnemonics": [],
"page": 496
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "0",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Vector Expand Byte Mask VX-form",
"texts": [
"vexpandbm VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 497
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "1",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Vector Expand Halfword Mask VX-form",
"texts": [
"vexpandhm VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 497
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "2",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Vector Expand Word Mask VX-form",
"texts": [
"vexpandwm VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 498
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "3",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Vector Expand Doubleword Mask VX-form",
"texts": [
"vexpanddm VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 498
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "4",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Vector Expand Quadword Mask VX-form",
"texts": [
"vexpandqm VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 499
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "12",
"offset": 11,
"size": 4
},
{
"name": "MP",
"offset": 15,
"size": 1
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Mask Bits Byte VX-form",
"texts": [
"vcntmbb RT,VRB,MP"
]
}
],
"extended_mnemonics": [],
"page": 500
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "13",
"offset": 11,
"size": 4
},
{
"name": "MP",
"offset": 15,
"size": 1
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Mask Bits Halfword VX-form",
"texts": [
"vcntmbh RT,VRB,MP"
]
}
],
"extended_mnemonics": [],
"page": 500
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "14",
"offset": 11,
"size": 4
},
{
"name": "MP",
"offset": 15,
"size": 1
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Mask Bits Word VX-form",
"texts": [
"vcntmbw RT,VRB,MP"
]
}
],
"extended_mnemonics": [],
"page": 501
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "15",
"offset": 11,
"size": 4
},
{
"name": "MP",
"offset": 15,
"size": 1
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Vector Count Mask Bits Doubleword VX-form",
"texts": [
"vcntmbd RT,VRB,MP"
]
}
],
"extended_mnemonics": [],
"page": 501
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "8",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Byte Mask VX-form",
"texts": [
"vextractbm RT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 502
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "9",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Halfword Mask VX-form",
"texts": [
"vextracthm RT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 502
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "10",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Word Mask VX-form",
"texts": [
"vextractwm RT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 503
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "11",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Doubleword Mask VX-form",
"texts": [
"vextractdm RT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 503
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "12",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1602",
"offset": 21,
"size": 11
}
],
"heading": "Vector Extract Quadword Mask VX-form",
"texts": [
"vextractqm RT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 504
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "1",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "13",
"offset": 22,
"size": 10
}
],
"heading": "Vector String Isolate Byte Right-justified VX-form",
"texts": [
"vstribr VRT,VRB (Rc=0)",
"vstribr. VRT,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 505
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "0",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "13",
"offset": 22,
"size": 10
}
],
"heading": "Vector String Isolate Byte Left-justified VX-form",
"texts": [
"vstribl VRT,VRB (Rc=0)",
"vstribl. VRT,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 505
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "3",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "13",
"offset": 22,
"size": 10
}
],
"heading": "Vector String Isolate Halfword Right-justified VX-form",
"texts": [
"vstrihr VRT,VRB (Rc=0)",
"vstrihr. VRT,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 506
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "2",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "13",
"offset": 22,
"size": 10
}
],
"heading": "Vector String Isolate Halfword Left-justified VX-form",
"texts": [
"vstrihl VRT,VRB (Rc=0)",
"vstrihl. VRT,VRB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 506
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "397",
"offset": 21,
"size": 11
}
],
"heading": "Vector Clear Leftmost Bytes VX-form",
"texts": [
"vclrlb VRT,VRA,RB"
]
}
],
"extended_mnemonics": [],
"page": 507
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "461",
"offset": 21,
"size": 11
}
],
"heading": "Vector Clear Rightmost Bytes VX-form",
"texts": [
"vclrrb VRT,VRA,RB"
]
}
],
"extended_mnemonics": [],
"page": 507
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 1
},
{
"name": "PS",
"offset": 22,
"size": 1
},
{
"name": "1",
"offset": 23,
"size": 9
}
],
"heading": "Decimal Add Modulo VX-form",
"texts": [
"bcdadd. VRT,VRA,VRB,PS"
]
}
],
"extended_mnemonics": [],
"page": 509
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 1
},
{
"name": "PS",
"offset": 22,
"size": 1
},
{
"name": "65",
"offset": 23,
"size": 9
}
],
"heading": "Decimal Subtract Modulo VX-form",
"texts": [
"bcdsub. VRT,VRA,VRB,PS"
]
}
],
"extended_mnemonics": [],
"page": 509
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "7",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 1
},
{
"name": "PS",
"offset": 22,
"size": 1
},
{
"name": "385",
"offset": 23,
"size": 9
}
],
"heading": "Decimal Convert From National VX-form",
"texts": [
"bcdcfn. VRT,VRB,PS"
]
}
],
"extended_mnemonics": [],
"page": 511
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "6",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 1
},
{
"name": "PS",
"offset": 22,
"size": 1
},
{
"name": "385",
"offset": 23,
"size": 9
}
],
"heading": "Decimal Convert From Zoned VX-form",
"texts": [
"bcdcfz. VRT,VRB,PS"
]
}
],
"extended_mnemonics": [],
"page": 512
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "5",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 1
},
{
"name": "/",
"offset": 22,
"size": 1
},
{
"name": "385",
"offset": 23,
"size": 9
}
],
"heading": "Decimal Convert To National VX-form",
"texts": [
"bcdctn. VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 514
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "4",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 1
},
{
"name": "PS",
"offset": 22,
"size": 1
},
{
"name": "385",
"offset": 23,
"size": 9
}
],
"heading": "Decimal Convert To Zoned VX-form",
"texts": [
"bcdctz. VRT,VRB,PS"
]
}
],
"extended_mnemonics": [],
"page": 515
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "2",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 1
},
{
"name": "PS",
"offset": 22,
"size": 1
},
{
"name": "385",
"offset": 23,
"size": 9
}
],
"heading": "Decimal Convert From Signed Quadword VX-form",
"texts": [
"bcdcfsq. VRT,VRB,PS"
]
}
],
"extended_mnemonics": [],
"page": 516
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "0",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 1
},
{
"name": "/",
"offset": 22,
"size": 1
},
{
"name": "385",
"offset": 23,
"size": 9
}
],
"heading": "Decimal Convert To Signed Quadword VX-form",
"texts": [
"bcdctsq. VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 517
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "513",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply-by-10 Unsigned Quadword VX-form",
"texts": [
"vmul10uq VRT,VRA"
]
}
],
"extended_mnemonics": [],
"page": 518
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply-by-10 & write Carry-out Unsigned Quadword VX-form",
"texts": [
"vmul10cuq VRT,VRA"
]
}
],
"extended_mnemonics": [],
"page": 518
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "577",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply-by-10 Extended Unsigned Quadword VX-form",
"texts": [
"vmul10euq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 519
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "65",
"offset": 21,
"size": 11
}
],
"heading": "Vector Multiply-by-10 Extended & write Carry-out Unsigned Quadword VX-form",
"texts": [
"vmul10ecuq VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 519
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "833",
"offset": 21,
"size": 11
}
],
"heading": "Decimal Copy Sign VX-form",
"texts": [
"bcdcpsgn. VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 520
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "31",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 1
},
{
"name": "PS",
"offset": 22,
"size": 1
},
{
"name": "385",
"offset": 23,
"size": 9
}
],
"heading": "Decimal Set Sign VX-form",
"texts": [
"bcdsetsgn. VRT,VRB,PS"
]
}
],
"extended_mnemonics": [],
"page": 521
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 1
},
{
"name": "PS",
"offset": 22,
"size": 1
},
{
"name": "193",
"offset": 23,
"size": 9
}
],
"heading": "Decimal Shift VX-form",
"texts": [
"bcds. VRT,VRA,VRB,PS"
]
}
],
"extended_mnemonics": [],
"page": 522
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 1
},
{
"name": "/",
"offset": 22,
"size": 1
},
{
"name": "129",
"offset": 23,
"size": 9
}
],
"heading": "Decimal Unsigned Shift VX-form",
"texts": [
"bcdus. VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 523
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 1
},
{
"name": "PS",
"offset": 22,
"size": 1
},
{
"name": "449",
"offset": 23,
"size": 9
}
],
"heading": "Decimal Shift & Round VX-form",
"texts": [
"bcdsr. VRT,VRA,VRB,PS"
]
}
],
"extended_mnemonics": [],
"page": 524
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 1
},
{
"name": "PS",
"offset": 22,
"size": 1
},
{
"name": "257",
"offset": 23,
"size": 9
}
],
"heading": "Decimal Truncate VX-form",
"texts": [
"bcdtrunc. VRT,VRA,VRB,PS"
]
}
],
"extended_mnemonics": [],
"page": 525
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 1
},
{
"name": "/",
"offset": 22,
"size": 1
},
{
"name": "321",
"offset": 23,
"size": 9
}
],
"heading": "Decimal Unsigned Truncate VX-form",
"texts": [
"bcdutrunc. VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 526
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "1604",
"offset": 21,
"size": 11
}
],
"heading": "Move To Vector Status and Control Register VX-form",
"texts": [
"mtvscr VRB"
]
}
],
"extended_mnemonics": [],
"page": 527
},
{
"assembly": [
{
"encoding": [
{
"name": "4",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "1540",
"offset": 21,
"size": 11
}
],
"heading": "Move From Vector Status and Control Register VX-form",
"texts": [
"mfvscr VRT"
]
}
],
"extended_mnemonics": [],
"page": 527
},
{
"assembly": [
{
"encoding": [
{
"name": "57",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DS",
"offset": 16,
"size": 14
},
{
"name": "2",
"offset": 30,
"size": 2
}
],
"heading": "Load VSX Scalar Doubleword DS-form",
"texts": [
"lxsd VRT,DS(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "0",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "42",
"offset": 32,
"size": 6
},
{
"name": "VRT",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Load VSX Scalar Doubleword 8LS:D-form",
"texts": [
"plxsd VRT,D(RA),R"
]
}
],
"extended_mnemonics": [
"plxsd Vx,value(Ry) plxsd Vx,value(Ry),0",
"plxsd Vx,value plxsd Vx,value(0),1"
],
"page": 644
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "588",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Scalar Doubleword Indexed X-form",
"texts": [
"lxsdx XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 645
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "781",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Scalar as Integer Byte & Zero Indexed X-form",
"texts": [
"lxsibzx XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 646
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "813",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Scalar as Integer Halfword & Zero Indexed X-form",
"texts": [
"lxsihzx XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 646
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "76",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Scalar as Integer Word Algebraic Indexed X-form",
"texts": [
"lxsiwax XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 647
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "12",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Scalar as Integer Word & Zero Indexed X-form",
"texts": [
"lxsiwzx XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 648
},
{
"assembly": [
{
"encoding": [
{
"name": "57",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DS",
"offset": 16,
"size": 14
},
{
"name": "3",
"offset": 30,
"size": 2
}
],
"heading": "Load VSX Scalar Single-Precision DS-form",
"texts": [
"lxssp VRT,DS(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "0",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "43",
"offset": 32,
"size": 6
},
{
"name": "VRT",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Load VSX Scalar Single-Precision 8LS:D-form",
"texts": [
"plxssp VRT,D(RA),R"
]
}
],
"extended_mnemonics": [
"plxssp Vx,value(Ry) plxssp Vx,value(Ry),0",
"plxssp Vx,value plxssp Vx,value(0),1"
],
"page": 649
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "524",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Scalar Single-Precision Indexed X-form",
"texts": [
"lxsspx XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 650
},
{
"assembly": [
{
"encoding": [
{
"name": "61",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DQ",
"offset": 16,
"size": 12
},
{
"name": "TX",
"offset": 28,
"size": 1
},
{
"name": "1",
"offset": 29,
"size": 3
}
],
"heading": "Load VSX Vector DQ-form",
"texts": [
"lxv XT,DQ(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "0",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "25",
"offset": 32,
"size": 5
},
{
"name": "TX",
"offset": 37,
"size": 1
},
{
"name": "T",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Load VSX Vector 8LS:D-form",
"texts": [
"plxv XT,D(RA),R"
]
}
],
"extended_mnemonics": [
"plxv Vx,value(Ry) plxv Vx,value(Ry),0",
"plxv Vx,value plxv Vx,value(0),1"
],
"page": 651
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "876",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector Byte*16 Indexed X-form",
"texts": [
"lxvb16x XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 652
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "844",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector Doubleword*2 Indexed X-form",
"texts": [
"lxvd2x XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 653
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "31",
"offset": 11,
"size": 5
},
{
"name": "UIM",
"offset": 16,
"size": 5
},
{
"name": "360",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector Special Value Quadword X-form",
"texts": [
"lxvkq XT,UIM"
]
}
],
"extended_mnemonics": [],
"page": 654
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "269",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector with Length X-form",
"texts": [
"lxvl XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 655
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "301",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector with Length Left-justified X-form",
"texts": [
"lxvll XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 657
},
{
"assembly": [
{
"encoding": [
{
"name": "6",
"offset": 0,
"size": 6
},
{
"name": "Tp",
"offset": 6,
"size": 4
},
{
"name": "TX",
"offset": 10,
"size": 1
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DQ",
"offset": 16,
"size": 12
},
{
"name": "0",
"offset": 28,
"size": 4
}
],
"heading": "Load VSX Vector Paired DQ-form",
"texts": [
"lxvp XTp,DQ(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "0",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "58",
"offset": 32,
"size": 6
},
{
"name": "Tp",
"offset": 38,
"size": 4
},
{
"name": "TX",
"offset": 42,
"size": 1
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Load VSX Vector Paired 8LS:D-form",
"texts": [
"plxvp XTp,D(RA),R"
]
}
],
"extended_mnemonics": [
"plxvp Rx,value(Ry) plxvp Rx,value(Ry),0",
"plxvp Rx,value plxvp Rx,value(0),1"
],
"page": 659
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "Tp",
"offset": 6,
"size": 4
},
{
"name": "TX",
"offset": 10,
"size": 1
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "333",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector Paired Indexed X-form",
"texts": [
"lxvpx XTp,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 660
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "13",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector Rightmost Byte Indexed X-form",
"texts": [
"lxvrbx XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 661
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "109",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector Rightmost Doubleword Indexed X-form",
"texts": [
"lxvrdx XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 662
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "45",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector Rightmost Halfword Indexed X-form",
"texts": [
"lxvrhx XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 663
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "77",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector Rightmost Word Indexed X-form",
"texts": [
"lxvrwx XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 664
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "4",
"offset": 21,
"size": 4
},
{
"name": "/",
"offset": 25,
"size": 1
},
{
"name": "12",
"offset": 26,
"size": 5
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector Indexed X-form",
"texts": [
"lxvx XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 665
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "332",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector Doubleword & Splat Indexed X-form",
"texts": [
"lxvdsx XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 667
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "812",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector Halfword*8 Indexed X-form",
"texts": [
"lxvh8x XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 668
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "780",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector Word*4 Indexed X-form",
"texts": [
"lxvw4x XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 669
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "364",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "Load VSX Vector Word & Splat Indexed X-form",
"texts": [
"lxvwsx XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 670
},
{
"assembly": [
{
"encoding": [
{
"name": "61",
"offset": 0,
"size": 6
},
{
"name": "VRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DS",
"offset": 16,
"size": 14
},
{
"name": "2",
"offset": 30,
"size": 2
}
],
"heading": "Store VSX Scalar Doubleword DS-form",
"texts": [
"stxsd VRS,DS(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "0",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "46",
"offset": 32,
"size": 6
},
{
"name": "VRS",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Store VSX Scalar Doubleword 8LS:D-form",
"texts": [
"pstxsd VRS,D(RA),R"
]
}
],
"extended_mnemonics": [
"pstxsd Vx,value(Ry) pstxsd Vx,value(Ry),0",
"pstxsd Vx,value pstxsd Vx,value(0),1"
],
"page": 672
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "716",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Scalar Doubleword Indexed X-form",
"texts": [
"stxsdx XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 673
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "909",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Scalar as Integer Byte Indexed X-form",
"texts": [
"stxsibx XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 674
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "941",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Scalar as Integer Halfword Indexed X-form",
"texts": [
"stxsihx XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 674
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "140",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Scalar as Integer Word Indexed X-form",
"texts": [
"stxsiwx XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 675
},
{
"assembly": [
{
"encoding": [
{
"name": "61",
"offset": 0,
"size": 6
},
{
"name": "VRS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DS",
"offset": 16,
"size": 14
},
{
"name": "3",
"offset": 30,
"size": 2
}
],
"heading": "Store VSX Scalar Single-Precision DS-form",
"texts": [
"stxssp VRS,DS(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "0",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "47",
"offset": 32,
"size": 6
},
{
"name": "VRS",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Store VSX Scalar Single-Precision 8LS:D-form",
"texts": [
"pstxssp VRS,D(RA),R"
]
}
],
"extended_mnemonics": [
"pstxssp Vx,value(Ry) pstxssp Vx,value(Ry),0",
"pstxssp Vx,value pstxssp Vx,value(0),1"
],
"page": 676
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "652",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Scalar Single-Precision Indexed X-form",
"texts": [
"stxsspx XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 677
},
{
"assembly": [
{
"encoding": [
{
"name": "61",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DQ",
"offset": 16,
"size": 12
},
{
"name": "SX",
"offset": 28,
"size": 1
},
{
"name": "5",
"offset": 29,
"size": 3
}
],
"heading": "Store VSX Vector DQ-form",
"texts": [
"stxv XS,DQ(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "0",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "27",
"offset": 32,
"size": 5
},
{
"name": "SX",
"offset": 37,
"size": 1
},
{
"name": "S",
"offset": 38,
"size": 5
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Store VSX Vector 8LS:D-form",
"texts": [
"pstxv XS,D(RA),R"
]
}
],
"extended_mnemonics": [
"pstxv Vx,value(Ry) pstxv Vx,value(Ry),0",
"pstxv Vx,value pstxv Vx,value(0),1"
],
"page": 678
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "1004",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Vector Byte*16 Indexed X-form",
"texts": [
"stxvb16x XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 679
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "972",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Vector Doubleword*2 Indexed X-form",
"texts": [
"stxvd2x XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 680
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "940",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Vector Halfword*8 Indexed X-form",
"texts": [
"stxvh8x XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 681
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "397",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Vector with Length X-form",
"texts": [
"stxvl XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 682
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "429",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Vector with Length Left-justified X-form",
"texts": [
"stxvll XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 684
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "141",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Vector Rightmost Byte Indexed X-form",
"texts": [
"stxvrbx XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 685
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "237",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Vector Rightmost Doubleword Indexed X-form",
"texts": [
"stxvrdx XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 685
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "173",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Vector Rightmost Halfword Indexed X-form",
"texts": [
"stxvrhx XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 686
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "205",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Vector Rightmost Word Indexed X-form",
"texts": [
"stxvrwx XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 686
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "908",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Vector Word*4 Indexed X-form",
"texts": [
"stxvw4x XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 687
},
{
"assembly": [
{
"encoding": [
{
"name": "6",
"offset": 0,
"size": 6
},
{
"name": "Sp",
"offset": 6,
"size": 4
},
{
"name": "SX",
"offset": 10,
"size": 1
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "DQ",
"offset": 16,
"size": 12
},
{
"name": "1",
"offset": 28,
"size": 4
}
],
"heading": "Store VSX Vector Paired DQ-form",
"texts": [
"stxvp XSp,DQ(RA)"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "0",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 1
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "R",
"offset": 11,
"size": 1
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "d0",
"offset": 14,
"size": 18
},
{
"name": "62",
"offset": 32,
"size": 6
},
{
"name": "Sp",
"offset": 38,
"size": 4
},
{
"name": "SX",
"offset": 42,
"size": 1
},
{
"name": "RA",
"offset": 43,
"size": 5
},
{
"name": "d1",
"offset": 48,
"size": 16
}
],
"heading": "Prefixed Store VSX Vector Paired 8LS:D-form",
"texts": [
"pstxvp XSp,D(RA),R"
]
}
],
"extended_mnemonics": [
"pstxvp Rx,value(Ry) pstxvp Rx,value(Ry),0",
"pstxvp Rx,value pstxvp Rx,value(0),1"
],
"page": 688
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "Sp",
"offset": 6,
"size": 4
},
{
"name": "SX",
"offset": 10,
"size": 1
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "461",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Vector Paired Indexed X-form",
"texts": [
"stxvpx XSp,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 689
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "S",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "396",
"offset": 21,
"size": 10
},
{
"name": "SX",
"offset": 31,
"size": 1
}
],
"heading": "Store VSX Vector Indexed X-form",
"texts": [
"stxvx XS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 690
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "345",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Absolute Double-Precision XX2-form",
"texts": [
"xsabsdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 692
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "0",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "804",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Absolute Quad-Precision X-form",
"texts": [
"xsabsqp VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 692
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "32",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Add Double-Precision XX3-form",
"texts": [
"xsadddp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 693
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "0",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Add Single-Precision XX3-form",
"texts": [
"xsaddsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 698
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "4",
"offset": 21,
"size": 10
},
{
"name": "RO",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Add Quad-Precision [using round to Odd] X-form",
"texts": [
"xsaddqp VRT,VRA,VRB (RO=0)",
"xsaddqpo VRT,VRA,VRB (RO=1)"
]
}
],
"extended_mnemonics": [],
"page": 700
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "59",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Compare Exponents Double-Precision XX3-form",
"texts": [
"xscmpexpdp BF,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 702
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "164",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Compare Exponents Quad-Precision X-form",
"texts": [
"xscmpexpqp BF,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 703
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "3",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Compare Equal Double-Precision XX3-form",
"texts": [
"xscmpeqdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 704
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "68",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Compare Equal Quad-Precision X-form",
"texts": [
"xscmpeqqp VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 705
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "19",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Compare Greater Than or Equal Double-Precision XX3-form",
"texts": [
"xscmpgedp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 706
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "196",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Compare Greater Than or Equal Quad-Precision X-form",
"texts": [
"xscmpgeqp VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 707
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "11",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Compare Greater Than Double-Precision XX3-form",
"texts": [
"xscmpgtdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 708
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "228",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Compare Greater Than Quad-Precision X-form",
"texts": [
"xscmpgtqp VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 709
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "43",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Compare Ordered Double-Precision XX3-form",
"texts": [
"xscmpodp BF,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 710
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "132",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Compare Ordered Quad-Precision X-form",
"texts": [
"xscmpoqp BF,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 712
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "35",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Compare Unordered Double-Precision XX3-form",
"texts": [
"xscmpudp BF,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 713
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "644",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Compare Unordered Quad-Precision X-form",
"texts": [
"xscmpuqp BF,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 715
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "176",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Copy Sign Double-Precision XX3-form",
"texts": [
"xscpsgndp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 716
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "100",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Copy Sign Quad-Precision X-form",
"texts": [
"xscpsgnqp VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 716
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "17",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "347",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round Double-Precision to Half-Precision format XX2-form",
"texts": [
"xscvdphp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 717
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "22",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "836",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert Double-Precision to Quad-Precision format X-form",
"texts": [
"xscvdpqp VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 718
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "265",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round Double-Precision to Single-Precision format XX2-form",
"texts": [
"xscvdpsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 719
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "267",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert Scalar Single-Precision to Vector Single-Precision format Non-signalling XX2-form",
"texts": [
"xscvdpspn XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 720
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "344",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round to zero Double-Precision to Signed Doubleword format XX2-form",
"texts": [
"xscvdpsxds XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 721
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "88",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round to zero Double-Precision to Signed Word format XX2-form",
"texts": [
"xscvdpsxws XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 723
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "328",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round to zero Double-Precision to Unsigned Doubleword format XX2-form",
"texts": [
"xscvdpuxds XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 725
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "72",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round to zero Double-Precision to Unsigned Word format XX2-form",
"texts": [
"xscvdpuxws XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 727
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "16",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "347",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert Half-Precision to Double-Precision format XX2-form",
"texts": [
"xscvhpdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 729
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "20",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "836",
"offset": 21,
"size": 10
},
{
"name": "RO",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round Quad-Precision to Double-Precision format [using round to Odd] X-form",
"texts": [
"xscvqpdp VRT,VRB (RO=0)",
"xscvqpdpo VRT,VRB (RO=1)"
]
}
],
"extended_mnemonics": [],
"page": 730
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "25",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "836",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round to zero Quad-Precision to Signed Doubleword format X-form",
"texts": [
"xscvqpsdz VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 731
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "8",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "836",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round to zero Quad-Precision to Signed Quadword X-form",
"texts": [
"xscvqpsqz VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 733
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "9",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "836",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round to zero Quad-Precision to Signed Word format X-form",
"texts": [
"xscvqpswz VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 735
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "17",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "836",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round to zero Quad-Precision to Unsigned Doubleword format X-form",
"texts": [
"xscvqpudz VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 737
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "0",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "836",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round to zero Quad-Precision to Unsigned Quadword X-form",
"texts": [
"xscvqpuqz VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 739
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "1",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "836",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round to zero Quad-Precision to Unsigned Word format X-form",
"texts": [
"xscvqpuwz VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 741
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "329",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert Single-Precision to Double-Precision format XX2-form",
"texts": [
"xscvspdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 743
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "331",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert Single-Precision to Double-Precision format Non-signalling XX2-form",
"texts": [
"xscvspdpn XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 744
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "11",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "836",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round Signed Quadword to Quad-Precision X-form",
"texts": [
"xscvsqqp VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 745
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "376",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round Signed Doubleword to Double-Precision format XX2-form",
"texts": [
"xscvsxddp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 746
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "312",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round Signed Doubleword to Single-Precision format XX2-form",
"texts": [
"xscvsxdsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 747
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "10",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "836",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert Signed Doubleword to Quad-Precision format X-form",
"texts": [
"xscvsdqp VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 748
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "2",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "836",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert Unsigned Doubleword to Quad-Precision format X-form",
"texts": [
"xscvudqp VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 748
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "3",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "836",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round Unsigned Quadword to Quad-Precision format X-form",
"texts": [
"xscvuqqp VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 749
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "360",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round Unsigned Doubleword to Double-Precision format XX2-form",
"texts": [
"xscvuxddp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 749
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "296",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Convert with round Unsigned Doubleword to Single-Precision format XX2-form",
"texts": [
"xscvuxdsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 750
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "56",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Divide Double-Precision XX3-form",
"texts": [
"xsdivdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 751
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "548",
"offset": 21,
"size": 10
},
{
"name": "RO",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Divide Quad-Precision [using round to Odd] X-form",
"texts": [
"xsdivqp VRT,VRA,VRB (RO=0)",
"xsdivqpo VRT,VRA,VRB (RO=1)"
]
}
],
"extended_mnemonics": [],
"page": 753
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "24",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Divide Single-Precision XX3-form",
"texts": [
"xsdivsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 755
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "918",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Insert Exponent Double-Precision X-form",
"texts": [
"xsiexpdp XT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 757
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "868",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Insert Exponent Quad-Precision X-form",
"texts": [
"xsiexpqp VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 758
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "33",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Multiply-Add Type-A Double-Precision XX3-form",
"texts": [
"xsmaddadp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "41",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Multiply-Add Type-M Double-Precision XX3-form",
"texts": [
"xsmaddmdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 759
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "1",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Multiply-Add Type-A Single-Precision XX3-form",
"texts": [
"xsmaddasp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "9",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Multiply-Add Type-M Single-Precision XX3-form",
"texts": [
"xsmaddmsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 762
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "388",
"offset": 21,
"size": 10
},
{
"name": "RO",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Multiply-Add Quad-Precision [using round to Odd] X-form",
"texts": [
"xsmaddqp VRT,VRA,VRB (RO=0)",
"xsmaddqpo VRT,VRA,VRB (RO=1)"
]
}
],
"extended_mnemonics": [],
"page": 765
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "160",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Maximum Double-Precision XX3-form",
"texts": [
"xsmaxdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 768
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "128",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Maximum Type-C Double-Precision XX3-form",
"texts": [
"xsmaxcdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 770
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "676",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Maximum Type-C Quad-Precision X-form",
"texts": [
"xsmaxcqp VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 772
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "144",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Maximum Type-J Double-Precision XX3-form",
"texts": [
"xsmaxjdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 774
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "168",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Minimum Double-Precision XX3-form",
"texts": [
"xsmindp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 776
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "136",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Minimum Type-C Double-Precision XX3-form",
"texts": [
"xsmincdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 778
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "740",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Minimum Type-C Quad-Precision X-form",
"texts": [
"xsmincqp VRT,VRA,VRB"
]
}
],
"extended_mnemonics": [],
"page": 780
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "152",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Minimum Type-J Double-Precision XX3-form",
"texts": [
"xsminjdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 781
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "49",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Multiply-Subtract Type-A Double-Precision XX3-form",
"texts": [
"xsmsubadp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "57",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Multiply-Subtract Type-M Double-Precision XX3-form",
"texts": [
"xsmsubmdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 783
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "17",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Multiply-Subtract Type-A Single-Precision XX3-form",
"texts": [
"xsmsubasp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "25",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Multiply-Subtract Type-M Single-Precision XX3-form",
"texts": [
"xsmsubmsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 786
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "420",
"offset": 21,
"size": 10
},
{
"name": "RO",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Multiply-Subtract Quad-Precision [using round to Odd] X-form",
"texts": [
"xsmsubqp VRT,VRA,VRB (RO=0)",
"xsmsubqpo VRT,VRA,VRB (RO=1)"
]
}
],
"extended_mnemonics": [],
"page": 789
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "48",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Multiply Double-Precision XX3-form",
"texts": [
"xsmuldp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 792
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "36",
"offset": 21,
"size": 10
},
{
"name": "RO",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Multiply Quad-Precision [using round to Odd] X-form",
"texts": [
"xsmulqp VRT,VRA,VRB (RO=0)",
"xsmulqpo VRT,VRA,VRB (RO=1)"
]
}
],
"extended_mnemonics": [],
"page": 794
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "16",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Multiply Single-Precision XX3-form",
"texts": [
"xsmulsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 796
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "361",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Negative Absolute Double-Precision XX2-form",
"texts": [
"xsnabsdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 798
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "8",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "804",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Negative Absolute Quad-Precision X-form",
"texts": [
"xsnabsqp VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 798
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "377",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Negate Double-Precision XX2-form",
"texts": [
"xsnegdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 799
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "16",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "804",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Negate Quad-Precision X-form",
"texts": [
"xsnegqp VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 799
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "161",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Negative Multiply-Add Type-A Double-Precision XX3-form",
"texts": [
"xsnmaddadp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "169",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Negative Multiply-Add Type-M Double-Precision XX3-form",
"texts": [
"xsnmaddmdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 800
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "129",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Negative Multiply-Add Type-A Single-Precision XX3-form",
"texts": [
"xsnmaddasp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "137",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Negative Multiply-Add Type-M Single-Precision XX3-form",
"texts": [
"xsnmaddmsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 805
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "452",
"offset": 21,
"size": 10
},
{
"name": "RO",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Negative Multiply-Add Quad-Precision [using round to Odd] X-form",
"texts": [
"xsnmaddqp VRT,VRA,VRB (RO=0)",
"xsnmaddqpo VRT,VRA,VRB (RO=1)"
]
}
],
"extended_mnemonics": [],
"page": 808
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "177",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Negative Multiply-Subtract Type-A Double-Precision XX3-form",
"texts": [
"xsnmsubadp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "185",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Negative Multiply-Subtract Type-M Double-Precision XX3-form",
"texts": [
"xsnmsubmdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 811
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "145",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Negative Multiply-Subtract Type-A Single-Precision XX3-form",
"texts": [
"xsnmsubasp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "153",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Negative Multiply-Subtract Type-M Single-Precision XX3-form",
"texts": [
"xsnmsubmsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 814
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "484",
"offset": 21,
"size": 10
},
{
"name": "RO",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Negative Multiply-Subtract Quad-Precision [using round to Odd] X-form",
"texts": [
"xsnmsubqp VRT,VRA,VRB (RO=0)",
"xsnmsubqpo VRT,VRA,VRB (RO=1)"
]
}
],
"extended_mnemonics": [],
"page": 817
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "73",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Round to Double-Precision Integer using round to Nearest Away XX2-form",
"texts": [
"xsrdpi XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 820
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "107",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Round to Double-Precision Integer exact using Current rounding mode XX2-form",
"texts": [
"xsrdpic XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 821
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "121",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Round to Double-Precision Integer using round toward -Infinity XX2-form",
"texts": [
"xsrdpim XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 822
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "105",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Round to Double-Precision Integer using round toward +Infinity XX2-form",
"texts": [
"xsrdpip XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 823
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "89",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Round to Double-Precision Integer using round toward Zero XX2-form",
"texts": [
"xsrdpiz XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 824
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "90",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Reciprocal Estimate Double-Precision XX2-form",
"texts": [
"xsredp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 825
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "26",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Reciprocal Estimate Single-Precision XX2-form",
"texts": [
"xsresp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 826
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 4
},
{
"name": "R",
"offset": 15,
"size": 1
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "RMC",
"offset": 21,
"size": 2
},
{
"name": "5",
"offset": 23,
"size": 8
},
{
"name": "EX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Round to Quad-Precision Integer [with Inexact] Z23-form",
"texts": [
"xsrqpi R,VRT,VRB,RMC (EX=0)",
"xsrqpix R,VRT,VRB,RMC (EX=1)"
]
}
],
"extended_mnemonics": [],
"page": 828
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 4
},
{
"name": "R",
"offset": 15,
"size": 1
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "RMC",
"offset": 21,
"size": 2
},
{
"name": "37",
"offset": 23,
"size": 8
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Round Quad-Precision to Double-Extended-Precision Z23-form",
"texts": [
"xsrqpxp R,VRT,VRB,RMC"
]
}
],
"extended_mnemonics": [],
"page": 830
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "281",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Round to Single-Precision XX2-form",
"texts": [
"xsrsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 832
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "74",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Reciprocal Square Root Estimate Double-Precision XX2-form",
"texts": [
"xsrsqrtedp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 833
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "10",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Reciprocal Square Root Estimate Single-Precision XX2-form",
"texts": [
"xsrsqrtesp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 834
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "75",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Square Root Double-Precision XX2-form",
"texts": [
"xssqrtdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 836
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "27",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "804",
"offset": 21,
"size": 10
},
{
"name": "RO",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Square Root Quad-Precision [using round to Odd] X-form",
"texts": [
"xssqrtqp VRT,VRB (RO=0)",
"xssqrtqpo VRT,VRB (RO=1)"
]
}
],
"extended_mnemonics": [],
"page": 838
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "11",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Square Root Single-Precision XX2-form",
"texts": [
"xssqrtsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 840
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "40",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Subtract Double-Precision XX3-form",
"texts": [
"xssubdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 842
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "VRA",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "516",
"offset": 21,
"size": 10
},
{
"name": "RO",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Subtract Quad-Precision [using round to Odd] X-form",
"texts": [
"xssubqp VRT,VRA,VRB (RO=0)",
"xssubqpo VRT,VRA,VRB (RO=1)"
]
}
],
"extended_mnemonics": [],
"page": 844
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "8",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Subtract Single-Precision XX3-form",
"texts": [
"xssubsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 846
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "61",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Test for software Divide Double-Precision XX3-form",
"texts": [
"xstdivdp BF,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 848
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "106",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Test for software Square Root Double-Precision XX2-form",
"texts": [
"xstsqrtdp BF,XB"
]
}
],
"extended_mnemonics": [],
"page": 849
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "DCMX",
"offset": 9,
"size": 7
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "362",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Test Data Class Double-Precision XX2-form",
"texts": [
"xststdcdp BF,XB,DCMX"
]
}
],
"extended_mnemonics": [],
"page": 850
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "DCMX",
"offset": 9,
"size": 7
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "708",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Test Data Class Quad-Precision X-form",
"texts": [
"xststdcqp BF,VRB,DCMX"
]
}
],
"extended_mnemonics": [],
"page": 851
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "DCMX",
"offset": 9,
"size": 7
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "298",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Test Data Class Single-Precision XX2-form",
"texts": [
"xststdcsp BF,XB,DCMX"
]
}
],
"extended_mnemonics": [],
"page": 852
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "0",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "347",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Extract Exponent Double-Precision XX2-form",
"texts": [
"xsxexpdp RT,XB"
]
}
],
"extended_mnemonics": [],
"page": 853
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "2",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "804",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Extract Exponent Quad-Precision X-form",
"texts": [
"xsxexpqp VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 853
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "1",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "347",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Extract Significand Double-Precision XX2-form",
"texts": [
"xsxsigdp RT,XB"
]
}
],
"extended_mnemonics": [],
"page": 854
},
{
"assembly": [
{
"encoding": [
{
"name": "63",
"offset": 0,
"size": 6
},
{
"name": "VRT",
"offset": 6,
"size": 5
},
{
"name": "18",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "804",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Scalar Extract Significand Quad-Precision X-form",
"texts": [
"xsxsigqp VRT,VRB"
]
}
],
"extended_mnemonics": [],
"page": 854
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "473",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Absolute Double-Precision XX2-form",
"texts": [
"xvabsdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 855
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "409",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Absolute Single-Precision XX2-form",
"texts": [
"xvabssp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 855
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "96",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Add Double-Precision XX3-form",
"texts": [
"xvadddp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 856
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "64",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Add Single-Precision XX3-form",
"texts": [
"xvaddsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 860
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "51",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector bfloat16 GER (rank-2 update) XX3-form",
"texts": [
"xvbf16ger2 AT,XA,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "50",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector bfloat16 GER (rank-2 update) Positive multiply, Positive accumulate XX3-form",
"texts": [
"xvbf16ger2pp AT,XA,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "178",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector bfloat16 GER (rank-2 update) Positive multiply, Negative accumulate XX3-form",
"texts": [
"xvbf16ger2pn AT,XA,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "114",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector bfloat16 GER (rank-2 update) Negative multiply, Positive accumulate XX3-form",
"texts": [
"xvbf16ger2np AT,XA,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "242",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector bfloat16 GER (rank-2 update) Negative multiply, Negative accumulate XX3-form",
"texts": [
"xvbf16ger2nn AT,XA,XB"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "PMSK",
"offset": 16,
"size": 2
},
{
"name": "///",
"offset": 18,
"size": 6
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "51",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector bfloat16 GER (rank-2 update) MMIRR:XX3-form",
"texts": [
"pmxvbf16ger2 AT,XA,XB,XMSK,YMSK,PMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "PMSK",
"offset": 16,
"size": 2
},
{
"name": "///",
"offset": 18,
"size": 6
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "50",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector bfloat16 GER (rank-2 update) Positive multiply, Positive accumulate MMIRR:XX3-form",
"texts": [
"pmxvbf16ger2pp AT,XA,XB,XMSK,YMSK,PMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "PMSK",
"offset": 16,
"size": 2
},
{
"name": "///",
"offset": 18,
"size": 6
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "178",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector bfloat16 GER (rank-2 update) Positive multiply, Negative accumulate MMIRR:XX3-form",
"texts": [
"pmxvbf16ger2pn AT,XA,XB,XMSK,YMSK,PMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "PMSK",
"offset": 16,
"size": 2
},
{
"name": "///",
"offset": 18,
"size": 6
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "114",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector bfloat16 GER (rank-2 update) Negative multiply, Positive accumulate MMIRR:XX3-form",
"texts": [
"pmxvbf16ger2np AT,XA,XB,XMSK,YMSK,PMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "PMSK",
"offset": 16,
"size": 2
},
{
"name": "///",
"offset": 18,
"size": 6
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "242",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector bfloat16 GER (rank-2 update) Negative multiply, Negative accumulate MMIRR:XX3-form",
"texts": [
"pmxvbf16ger2nn AT,XA,XB,XMSK,YMSK,PMSK"
]
}
],
"extended_mnemonics": [],
"page": 862
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "99",
"offset": 22,
"size": 7
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Compare Equal To Double-Precision XX3-form",
"texts": [
"xvcmpeqdp XT,XA,XB (Rc=0)",
"xvcmpeqdp. XT,XA,XB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 867
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "67",
"offset": 22,
"size": 7
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Compare Equal To Single-Precision XX3-form",
"texts": [
"xvcmpeqsp XT,XA,XB (Rc=0)",
"xvcmpeqsp. XT,XA,XB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 868
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "115",
"offset": 22,
"size": 7
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Compare Greater Than or Equal To Double-Precision XX3-form",
"texts": [
"xvcmpgedp XT,XA,XB (Rc=0)",
"xvcmpgedp. XT,XA,XB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 869
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "83",
"offset": 22,
"size": 7
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Compare Greater Than or Equal To Single-Precision XX3-form",
"texts": [
"xvcmpgesp XT,XA,XB (Rc=0)",
"xvcmpgesp. XT,XA,XB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 870
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "107",
"offset": 22,
"size": 7
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Compare Greater Than Double-Precision XX3-form",
"texts": [
"xvcmpgtdp XT,XA,XB (Rc=0)",
"xvcmpgtdp. XT,XA,XB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 871
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "Rc",
"offset": 21,
"size": 1
},
{
"name": "75",
"offset": 22,
"size": 7
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Compare Greater Than Single-Precision XX3-form",
"texts": [
"xvcmpgtsp XT,XA,XB (Rc=0)",
"xvcmpgtsp. XT,XA,XB (Rc=1)"
]
}
],
"extended_mnemonics": [],
"page": 872
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "240",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Copy Sign Double-Precision XX3-form",
"texts": [
"xvcpsgndp XT,XA,XB"
]
}
],
"extended_mnemonics": [
"xvmovdp XT,XB xvcpsgndp XT,XB,XB"
],
"page": 873
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "208",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Copy Sign Single-Precision XX3-form",
"texts": [
"xvcpsgnsp XT,XA,XB"
]
}
],
"extended_mnemonics": [
"xvmovsp XT,XB xvcpsgnsp XT,XB,XB"
],
"page": 873
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "16",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "475",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert bfloat16 to Single-Precision format Non-signaling XX2-form",
"texts": [
"xvcvbf16spn XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 874
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "393",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round Double-Precision to Single-Precision format XX2-form",
"texts": [
"xvcvdpsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 875
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "472",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round to zero Double-Precision to Signed Doubleword format XX2-form",
"texts": [
"xvcvdpsxds XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 876
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "216",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round to zero Double-Precision to Signed Word format XX2-form",
"texts": [
"xvcvdpsxws XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 878
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "456",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round to zero Double-Precision to Unsigned Doubleword format XX2-form",
"texts": [
"xvcvdpuxds XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 880
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "200",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round to zero Double-Precision to Unsigned Word format XX2-form",
"texts": [
"xvcvdpuxws XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 882
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "24",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "475",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert Half-Precision to Single-Precision format XX2-form",
"texts": [
"xvcvhpsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 884
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "17",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "475",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round Single-Precision to bfloat16 format XX2-form",
"texts": [
"xvcvspbf16 XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 885
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "457",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert Single-Precision to Double-Precision format XX2-form",
"texts": [
"xvcvspdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 886
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "25",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "475",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round Single-Precision to Half-Precision format XX2-form",
"texts": [
"xvcvsphp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 887
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "408",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round to zero Single-Precision to Signed Doubleword format XX2-form",
"texts": [
"xvcvspsxds XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 888
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "152",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round to zero Single-Precision to Signed Word format XX2-form",
"texts": [
"xvcvspsxws XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 890
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "392",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round to zero Single-Precision to Unsigned Doubleword format XX2-form",
"texts": [
"xvcvspuxds XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 892
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "136",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round to zero Single-Precision to Unsigned Word format XX2-form",
"texts": [
"xvcvspuxws XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 894
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "504",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round Signed Doubleword to Double-Precision format XX2-form",
"texts": [
"xvcvsxddp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 896
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "440",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round Signed Doubleword to Single-Precision format XX2-form",
"texts": [
"xvcvsxdsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 897
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "248",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert Signed Word to Double-Precision format XX2-form",
"texts": [
"xvcvsxwdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 898
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "184",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round Signed Word to Single-Precision format XX2-form",
"texts": [
"xvcvsxwsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 898
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "488",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round Unsigned Doubleword to Double-Precision format XX2-form",
"texts": [
"xvcvuxddp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 899
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "424",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round Unsigned Doubleword to Single-Precision format XX2-form",
"texts": [
"xvcvuxdsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 900
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "232",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert Unsigned Word to Double-Precision format XX2-form",
"texts": [
"xvcvuxwdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 901
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "168",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Convert with round Unsigned Word to Single-Precision format XX2-form",
"texts": [
"xvcvuxwsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 901
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "120",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Divide Double-Precision XX3-form",
"texts": [
"xvdivdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 902
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "88",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Divide Single-Precision XX3-form",
"texts": [
"xvdivsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 904
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "19",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 16-bit Floating-Point GER (rank-2 update) XX3-form",
"texts": [
"xvf16ger2 AT,XA,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "18",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 16-bit Floating-Point GER (rank-2 update)Positive multiply, Positive accumulate XX3-form",
"texts": [
"xvf16ger2pp AT,XA,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "146",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Negative accumulate XX3-form",
"texts": [
"xvf16ger2pn AT,XA,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "82",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Positive accumulate XX3-form",
"texts": [
"xvf16ger2np AT,XA,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "210",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Negative accumulate XX3-form",
"texts": [
"xvf16ger2nn AT,XA,XB"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "PMSK",
"offset": 16,
"size": 2
},
{
"name": "///",
"offset": 18,
"size": 6
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "19",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) MMIRR:XX3-form",
"texts": [
"pmxvf16ger2 AT,XA,XB,XMSK,YMSK,PMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "PMSK",
"offset": 16,
"size": 2
},
{
"name": "///",
"offset": 18,
"size": 6
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "18",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Positive accumulate MMIRR:XX3-form",
"texts": [
"pmxvf16ger2pp AT,XA,XB,XMSK,YMSK,PMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "PMSK",
"offset": 16,
"size": 2
},
{
"name": "///",
"offset": 18,
"size": 6
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "146",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Negative accumulate MMIRR:XX3-form",
"texts": [
"pmxvf16ger2pn AT,XA,XB,XMSK,YMSK,PMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "PMSK",
"offset": 16,
"size": 2
},
{
"name": "///",
"offset": 18,
"size": 6
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "82",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Positive accumulate MMIRR:XX3-form",
"texts": [
"pmxvf16ger2np AT,XA,XB,XMSK,YMSK,PMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "PMSK",
"offset": 16,
"size": 2
},
{
"name": "///",
"offset": 18,
"size": 6
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "210",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Negative accumulate MMIRR:XX3-form",
"texts": [
"pmxvf16ger2nn AT,XA,XB,XMSK,YMSK,PMSK"
]
}
],
"extended_mnemonics": [],
"page": 906
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "27",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 32-bit Floating-Point GER (rank-1 update) XX3-form",
"texts": [
"xvf32ger AT,XA,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "26",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 32-bit Floating-Point GER (rank-1 update)Positive multiply, Positive accumulate XX3-form",
"texts": [
"xvf32gerpp AT,XA,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "154",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate XX3-form",
"texts": [
"xvf32gerpn AT,XA,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "90",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate XX3-form",
"texts": [
"xvf32gernp AT,XA,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "218",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate XX3-form",
"texts": [
"xvf32gernn AT,XA,XB"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "///",
"offset": 16,
"size": 8
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "27",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) MMIRR:XX3-form",
"texts": [
"pmxvf32ger AT,XA,XB,XMSK,YMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "///",
"offset": 16,
"size": 8
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "26",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate MMIRR:XX3-form",
"texts": [
"pmxvf32gerpp AT,XA,XB,XMSK,YMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "///",
"offset": 16,
"size": 8
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "154",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate MMIRR:XX3-form",
"texts": [
"pmxvf32gerpn AT,XA,XB,XMSK,YMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "///",
"offset": 16,
"size": 8
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "90",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate MMIRR:XX3-form",
"texts": [
"pmxvf32gernp AT,XA,XB,XMSK,YMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "///",
"offset": 16,
"size": 8
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "218",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate MMIRR:XX3-form",
"texts": [
"pmxvf32gernn AT,XA,XB,XMSK,YMSK"
]
}
],
"extended_mnemonics": [],
"page": 910
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "Ap",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "59",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 64-bit Floating-Point GER (rank-1 update) XX3-form",
"texts": [
"xvf64ger AT,XAp,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "Ap",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "58",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Positiveaccumulate XX3-form",
"texts": [
"xvf64gerpp AT,XAp,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "Ap",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "186",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate XX3-form",
"texts": [
"xvf64gerpn AT,XAp,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "Ap",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "122",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate XX3-form",
"texts": [
"xvf64gernp AT,XAp,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "Ap",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "250",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate XX3-form",
"texts": [
"xvf64gernn AT,XAp,XB"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "///",
"offset": 16,
"size": 8
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 2
},
{
"name": "//",
"offset": 30,
"size": 2
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "Ap",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "59",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) MMIRR:XX3-form",
"texts": [
"pmxvf64ger AT,XAp,XB,XMSK,YMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "///",
"offset": 16,
"size": 8
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 2
},
{
"name": "//",
"offset": 30,
"size": 2
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "Ap",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "58",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate MMIRR:XX3-form",
"texts": [
"pmxvf64gerpp AT,XAp,XB,XMSK,YMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "///",
"offset": 16,
"size": 8
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 2
},
{
"name": "//",
"offset": 30,
"size": 2
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "Ap",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "186",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate MMIRR:XX3-form",
"texts": [
"pmxvf64gerpn AT,XAp,XB,XMSK,YMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "///",
"offset": 16,
"size": 8
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 2
},
{
"name": "//",
"offset": 30,
"size": 2
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "Ap",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "122",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate MMIRR:XX3-form",
"texts": [
"pmxvf64gernp AT,XAp,XB,XMSK,YMSK"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "///",
"offset": 16,
"size": 8
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 2
},
{
"name": "//",
"offset": 30,
"size": 2
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "Ap",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "250",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate MMIRR:XX3-form",
"texts": [
"pmxvf64gernn AT,XAp,XB,XMSK,YMSK"
]
}
],
"extended_mnemonics": [],
"page": 914
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "35",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 4-bit Signed Integer GER (rank-8 update) XX3-form",
"texts": [
"xvi4ger8 AT,XA,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "34",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 4-bit Signed Integer GER (rank-8 update) Positive multiply, Positive accumulate XX3-form",
"texts": [
"xvi4ger8pp AT,XA,XB"
]
},
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "PMSK",
"offset": 16,
"size": 8
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "35",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 4-bit Signed Integer GER (rank-8 update) MMIRR:XX3-form",
"texts": [
"pmxvi4ger8 AT,XA,XB,XMSK,YMSK,PMSK"
]
}
],
"extended_mnemonics": [],
"page": 918
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "3",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) XX3-form",
"texts": [
"xvi8ger4 AT,XA,XB"
]
},
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "2",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) Positive multiply, Positive accumulate XX3-form",
"texts": [
"xvi8ger4pp AT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 921
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "75",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 16-bit Signed Integer GER (rank-2 update) XX3-form",
"texts": [
"xvi16ger2 AT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 926
},
{
"assembly": [
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "PMSK",
"offset": 16,
"size": 2
},
{
"name": "///",
"offset": 18,
"size": 6
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "75",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) MMIRR:XX3-form",
"texts": [
"pmxvi16ger2 AT,XA,XB,XMSK,YMSK,PMSK"
]
}
],
"extended_mnemonics": [],
"page": 926
},
{
"assembly": [
{
"encoding": [
{
"name": "59",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "43",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation XX3-form",
"texts": [
"xvi16ger2s AT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 928
},
{
"assembly": [
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "3",
"offset": 6,
"size": 2
},
{
"name": "9",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "/",
"offset": 14,
"size": 1
},
{
"name": "/",
"offset": 15,
"size": 1
},
{
"name": "PMSK",
"offset": 16,
"size": 2
},
{
"name": "///",
"offset": 18,
"size": 6
},
{
"name": "XMSK",
"offset": 24,
"size": 4
},
{
"name": "YMSK",
"offset": 28,
"size": 4
},
{
"name": "59",
"offset": 32,
"size": 6
},
{
"name": "AT",
"offset": 38,
"size": 3
},
{
"name": "//",
"offset": 41,
"size": 2
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "43",
"offset": 53,
"size": 8
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "/",
"offset": 63,
"size": 1
}
],
"heading": "Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation MMIRR:XX3-form",
"texts": [
"pmxvi16ger2s AT,XA,XB,XMSK,YMSK,PMSK"
]
}
],
"extended_mnemonics": [],
"page": 928
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "248",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Insert Exponent Double-Precision XX3-form",
"texts": [
"xviexpdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 931
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "216",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Insert Exponent Single-Precision XX3-form",
"texts": [
"xviexpsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 931
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "97",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Multiply-Add Type-A Double-Precision XX3-form",
"texts": [
"xvmaddadp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "105",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Multiply-Add Type-M Double-Precision XX3-form",
"texts": [
"xvmaddmdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 932
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "65",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Multiply-Add Type-A Single-Precision XX3-form",
"texts": [
"xvmaddasp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "73",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Multiply-Add Type-M Single-Precision XX3-form",
"texts": [
"xvmaddmsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 935
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "224",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Maximum Double-Precision XX3-form",
"texts": [
"xvmaxdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 938
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "192",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Maximum Single-Precision XX3-form",
"texts": [
"xvmaxsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 940
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "232",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Minimum Double-Precision XX3-form",
"texts": [
"xvmindp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 942
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "200",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Minimum Single-Precision XX3-form",
"texts": [
"xvminsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 944
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "113",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Multiply-Subtract Type-A Double-Precision XX3-form",
"texts": [
"xvmsubadp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "121",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Multiply-Subtract Type-M Double-Precision XX3-form",
"texts": [
"xvmsubmdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 946
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "81",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Multiply-Subtract Type-A Single-Precision XX3-form",
"texts": [
"xvmsubasp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "89",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Multiply-Subtract Type-M Single-Precision XX3-form",
"texts": [
"xvmsubmsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 949
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "112",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Multiply Double-Precision XX3-form",
"texts": [
"xvmuldp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 952
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "80",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Multiply Single-Precision XX3-form",
"texts": [
"xvmulsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 954
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "489",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Negative Absolute Double-Precision XX2-form",
"texts": [
"xvnabsdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 956
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "425",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Negative Absolute Single-Precision XX2-form",
"texts": [
"xvnabssp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 956
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "505",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Negate Double-Precision XX2-form",
"texts": [
"xvnegdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 957
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "441",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Negate Single-Precision XX2-form",
"texts": [
"xvnegsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 957
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "225",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Negative Multiply-Add Type-A Double-Precision XX3-form",
"texts": [
"xvnmaddadp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "233",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Negative Multiply-Add Type-M Double-Precision XX3-form",
"texts": [
"xvnmaddmdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 958
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "193",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Negative Multiply-Add Type-A Single-Precision XX3-form",
"texts": [
"xvnmaddasp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "201",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Negative Multiply-Add Type-M Single-Precision XX3-form",
"texts": [
"xvnmaddmsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 962
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "241",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Negative Multiply-Subtract Type-A Double-Precision XX3-form",
"texts": [
"xvnmsubadp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "249",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Negative Multiply-Subtract Type-M Double-Precision XX3-form",
"texts": [
"xvnmsubmdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 965
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "209",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Negative Multiply-Subtract Type-A Single-Precision XX3-form",
"texts": [
"xvnmsubasp XT,XA,XB"
]
},
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "217",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Negative Multiply-Subtract Type-M Single-Precision XX3-form",
"texts": [
"xvnmsubmsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 968
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "201",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Round to Double-Precision Integer using round to Nearest Away XX2-form",
"texts": [
"xvrdpi XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 971
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "235",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Round to Double-Precision Integer Exact using Current rounding mode XX2-form",
"texts": [
"xvrdpic XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 972
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "249",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Round to Double-Precision Integer using round toward -Infinity XX2-form",
"texts": [
"xvrdpim XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 973
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "233",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Round to Double-Precision Integer using round toward +Infinity XX2-form",
"texts": [
"xvrdpip XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 974
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "217",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Round to Double-Precision Integer using round toward Zero XX2-form",
"texts": [
"xvrdpiz XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 974
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "218",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Reciprocal Estimate Double-Precision XX2-form",
"texts": [
"xvredp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 975
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "154",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Reciprocal Estimate Single-Precision XX2-form",
"texts": [
"xvresp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 976
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "137",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Round to Single-Precision Integer using round to Nearest Away XX2-form",
"texts": [
"xvrspi XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 977
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "171",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Round to Single-Precision Integer Exact using Current rounding mode XX2-form",
"texts": [
"xvrspic XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 978
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "185",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Round to Single-Precision Integer using round toward -Infinity XX2-form",
"texts": [
"xvrspim XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 979
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "169",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Round to Single-Precision Integer using round toward +Infinity XX2-form",
"texts": [
"xvrspip XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 980
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "153",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Round to Single-Precision Integer using round toward Zero XX2-form",
"texts": [
"xvrspiz XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 980
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "202",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Reciprocal Square Root Estimate Double-Precision XX2-form",
"texts": [
"xvrsqrtedp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 981
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "138",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Reciprocal Square Root Estimate Single-Precision XX2-form",
"texts": [
"xvrsqrtesp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 982
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "203",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Square Root Double-Precision XX2-form",
"texts": [
"xvsqrtdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 983
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "139",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Square Root Single-Precision XX2-form",
"texts": [
"xvsqrtsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 984
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "104",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Subtract Double-Precision XX3-form",
"texts": [
"xvsubdp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 985
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "72",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Subtract Single-Precision XX3-form",
"texts": [
"xvsubsp XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 987
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "125",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Test for software Divide Double-Precision XX3-form",
"texts": [
"xvtdivdp BF,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 989
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "93",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Test for software Divide Single-Precision XX3-form",
"texts": [
"xvtdivsp BF,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 990
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "234",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Test for software Square Root Double-Precision XX2-form",
"texts": [
"xvtsqrtdp BF,XB"
]
}
],
"extended_mnemonics": [],
"page": 991
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "170",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Test for software Square Root Single-Precision XX2-form",
"texts": [
"xvtsqrtsp BF,XB"
]
}
],
"extended_mnemonics": [],
"page": 991
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "dx",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "15",
"offset": 21,
"size": 4
},
{
"name": "dc",
"offset": 25,
"size": 1
},
{
"name": "5",
"offset": 26,
"size": 3
},
{
"name": "dm",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Test Data Class Double-Precision XX2-form",
"texts": [
"xvtstdcdp XT,XB,DCMX"
]
}
],
"extended_mnemonics": [],
"page": 992
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "dx",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "13",
"offset": 21,
"size": 4
},
{
"name": "dc",
"offset": 25,
"size": 1
},
{
"name": "5",
"offset": 26,
"size": 3
},
{
"name": "dm",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Test Data Class Single-Precision XX2-form",
"texts": [
"xvtstdcsp XT,XB,DCMX"
]
}
],
"extended_mnemonics": [],
"page": 993
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "BF",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "2",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "475",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Test Least-Significant Bit by Byte XX2-form",
"texts": [
"xvtlsbb BF,XB"
]
}
],
"extended_mnemonics": [],
"page": 994
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "0",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "475",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Extract Exponent Double-Precision XX2-form",
"texts": [
"xvxexpdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 995
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "8",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "475",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Extract Exponent Single-Precision XX2-form",
"texts": [
"xvxexpsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 995
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "1",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "475",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Extract Significand Double-Precision XX2-form",
"texts": [
"xvxsigdp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 996
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "9",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "475",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Extract Significand Single-Precision XX2-form",
"texts": [
"xvxsigsp XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 996
},
{
"assembly": [
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "1",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "///",
"offset": 14,
"size": 18
},
{
"name": "33",
"offset": 32,
"size": 6
},
{
"name": "T",
"offset": 38,
"size": 5
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "C",
"offset": 53,
"size": 5
},
{
"name": "0",
"offset": 58,
"size": 2
},
{
"name": "CX",
"offset": 60,
"size": 1
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "TX",
"offset": 63,
"size": 1
}
],
"heading": "VSX Vector Blend Variable Byte 8RR:XX4-form",
"texts": [
"xxblendvb XT,XA,XB,XC"
]
}
],
"extended_mnemonics": [],
"page": 997
},
{
"assembly": [
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "1",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "///",
"offset": 14,
"size": 18
},
{
"name": "33",
"offset": 32,
"size": 6
},
{
"name": "T",
"offset": 38,
"size": 5
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "C",
"offset": 53,
"size": 5
},
{
"name": "1",
"offset": 58,
"size": 2
},
{
"name": "CX",
"offset": 60,
"size": 1
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "TX",
"offset": 63,
"size": 1
}
],
"heading": "VSX Vector Blend Variable Halfword 8RR:XX4-form",
"texts": [
"xxblendvh XT,XA,XB,XC"
]
}
],
"extended_mnemonics": [],
"page": 997
},
{
"assembly": [
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "1",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "///",
"offset": 14,
"size": 18
},
{
"name": "33",
"offset": 32,
"size": 6
},
{
"name": "T",
"offset": 38,
"size": 5
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "C",
"offset": 53,
"size": 5
},
{
"name": "2",
"offset": 58,
"size": 2
},
{
"name": "CX",
"offset": 60,
"size": 1
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "TX",
"offset": 63,
"size": 1
}
],
"heading": "VSX Vector Blend Variable Word 8RR:XX4-form",
"texts": [
"xxblendvw XT,XA,XB,XC "
]
}
],
"extended_mnemonics": [],
"page": 998
},
{
"assembly": [
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "1",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "///",
"offset": 14,
"size": 18
},
{
"name": "33",
"offset": 32,
"size": 6
},
{
"name": "T",
"offset": 38,
"size": 5
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "C",
"offset": 53,
"size": 5
},
{
"name": "3",
"offset": 58,
"size": 2
},
{
"name": "CX",
"offset": 60,
"size": 1
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "TX",
"offset": 63,
"size": 1
}
],
"heading": "VSX Vector Blend Variable Doubleword 8RR:XX4-form",
"texts": [
"xxblendvd XT,XA,XB,XC"
]
}
],
"extended_mnemonics": [],
"page": 998
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "23",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "475",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Byte-Reverse Doubleword XX2-form",
"texts": [
"xxbrd XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 999
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "7",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "475",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Byte-Reverse Halfword XX2-form",
"texts": [
"xxbrh XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 1000
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "31",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "475",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Byte-Reverse Quadword XX2-form",
"texts": [
"xxbrq XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 1001
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "15",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "475",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Byte-Reverse Word XX2-form",
"texts": [
"xxbrw XT,XB"
]
}
],
"extended_mnemonics": [],
"page": 1002
},
{
"assembly": [
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "1",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "///",
"offset": 14,
"size": 10
},
{
"name": "IMM",
"offset": 24,
"size": 8
},
{
"name": "34",
"offset": 32,
"size": 6
},
{
"name": "T",
"offset": 38,
"size": 5
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "C",
"offset": 53,
"size": 5
},
{
"name": "1",
"offset": 58,
"size": 2
},
{
"name": "CX",
"offset": 60,
"size": 1
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "TX",
"offset": 63,
"size": 1
}
],
"heading": "VSX Vector Evaluate 8RR:XX4-form",
"texts": [
"xxeval XT,XA,XB,XC,IMM"
]
}
],
"extended_mnemonics": [],
"page": 1002
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "UIM",
"offset": 12,
"size": 4
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "165",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Extract Unsigned Word XX2-form",
"texts": [
"xxextractuw XT,XB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 1004
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "UIM",
"offset": 12,
"size": 4
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "181",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Insert Word XX2-form",
"texts": [
"xxinsertw XT,XB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 1004
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "IMM",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "916",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Generate PCV from Byte Mask X-form",
"texts": [
"xxgenpcvbm XT,VRB,IMM"
]
}
],
"extended_mnemonics": [],
"page": 1005
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "IMM",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "917",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Generate PCV from Halfword Mask X-form",
"texts": [
"xxgenpcvhm XT,VRB,IMM"
]
}
],
"extended_mnemonics": [],
"page": 1007
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "IMM",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "948",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Generate PCV from Word Mask X-form",
"texts": [
"xxgenpcvwm XT,VRB,IMM"
]
}
],
"extended_mnemonics": [],
"page": 1009
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "IMM",
"offset": 11,
"size": 5
},
{
"name": "VRB",
"offset": 16,
"size": 5
},
{
"name": "949",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Generate PCV from Doubleword Mask X-form",
"texts": [
"xxgenpcvdm XT,VRB,IMM"
]
}
],
"extended_mnemonics": [],
"page": 1011
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "130",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Logical AND XX3-form",
"texts": [
"xxland XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 1014
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "138",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Logical AND with Complement XX3-form",
"texts": [
"xxlandc XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 1014
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "186",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Logical Equivalence XX3-form",
"texts": [
"xxleqv XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 1015
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "178",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Logical NAND XX3-form",
"texts": [
"xxlnand XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 1015
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "170",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Logical OR with Complement XX3-form",
"texts": [
"xxlorc XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 1016
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "162",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Logical NOR XX3-form",
"texts": [
"xxlnor XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 1016
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "146",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Logical OR XX3-form",
"texts": [
"xxlor XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 1017
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "154",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Logical XOR XX3-form",
"texts": [
"xxlxor XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 1017
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "18",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Merge High Word XX3-form",
"texts": [
"xxmrghw XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 1018
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "50",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Merge Low Word XX3-form",
"texts": [
"xxmrglw XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 1018
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "AS",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "0",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "177",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Move From Accumulator X-form",
"texts": [
"xxmfacc AS"
]
}
],
"extended_mnemonics": [],
"page": 1019
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "1",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "177",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Move To Accumulator X-form",
"texts": [
"xxmtacc AT"
]
}
],
"extended_mnemonics": [],
"page": 1020
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "26",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Permute XX3-form",
"texts": [
"xxperm XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 1021
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "58",
"offset": 21,
"size": 8
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Permute Right-indexed XX3-form",
"texts": [
"xxpermr XT,XA,XB"
]
}
],
"extended_mnemonics": [],
"page": 1021
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "0",
"offset": 21,
"size": 1
},
{
"name": "DM",
"offset": 22,
"size": 2
},
{
"name": "10",
"offset": 24,
"size": 5
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Permute Doubleword Immediate XX3-form",
"texts": [
"xxpermdi XT,XA,XB,DM"
]
}
],
"extended_mnemonics": [
"xxspltd T,A,0 xxpermdi T,A,A,0b00",
"xxspltd T,A,1 xxpermdi T,A,A,0b11",
"xxmrghd T,A,B xxpermdi T,A,B,0b00",
"xxmrgld T,A,B xxpermdi T,A,B,0b11",
"xxswapd T,A xxpermdi T,A,A,0b10"
],
"page": 1022
},
{
"assembly": [
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "1",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "///",
"offset": 14,
"size": 15
},
{
"name": "UIM",
"offset": 29,
"size": 3
},
{
"name": "34",
"offset": 32,
"size": 6
},
{
"name": "T",
"offset": 38,
"size": 5
},
{
"name": "A",
"offset": 43,
"size": 5
},
{
"name": "B",
"offset": 48,
"size": 5
},
{
"name": "C",
"offset": 53,
"size": 5
},
{
"name": "0",
"offset": 58,
"size": 2
},
{
"name": "CX",
"offset": 60,
"size": 1
},
{
"name": "AX",
"offset": 61,
"size": 1
},
{
"name": "BX",
"offset": 62,
"size": 1
},
{
"name": "TX",
"offset": 63,
"size": 1
}
],
"heading": "VSX Vector Permute Extended 8RR:XX4-form",
"texts": [
"xxpermx XT,XA,XB,XC,UIM"
]
}
],
"extended_mnemonics": [],
"page": 1023
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "C",
"offset": 21,
"size": 5
},
{
"name": "3",
"offset": 26,
"size": 2
},
{
"name": "CX",
"offset": 28,
"size": 1
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Select XX4-form",
"texts": [
"xxsel XT,XA,XB,XC"
]
}
],
"extended_mnemonics": [],
"page": 1024
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "AT",
"offset": 6,
"size": 3
},
{
"name": "//",
"offset": 9,
"size": 2
},
{
"name": "3",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "177",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "VSX Set Accumulator to Zero X-form",
"texts": [
"xxsetaccz AT"
]
}
],
"extended_mnemonics": [],
"page": 1025
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "A",
"offset": 11,
"size": 5
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "0",
"offset": 21,
"size": 1
},
{
"name": "SHW",
"offset": 22,
"size": 2
},
{
"name": "2",
"offset": 24,
"size": 5
},
{
"name": "AX",
"offset": 29,
"size": 1
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Shift Left Double by Word Immediate XX3-form",
"texts": [
"xxsldwi XT,XA,XB,SHW"
]
}
],
"extended_mnemonics": [],
"page": 1026
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "0",
"offset": 11,
"size": 2
},
{
"name": "IMM8",
"offset": 13,
"size": 8
},
{
"name": "360",
"offset": 21,
"size": 10
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Splat Immediate Byte X-form",
"texts": [
"xxspltib XT,IMM8"
]
}
],
"extended_mnemonics": [],
"page": 1027
},
{
"assembly": [
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "1",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "//",
"offset": 14,
"size": 2
},
{
"name": "imm0",
"offset": 16,
"size": 16
},
{
"name": "32",
"offset": 32,
"size": 6
},
{
"name": "T",
"offset": 38,
"size": 5
},
{
"name": "2",
"offset": 43,
"size": 4
},
{
"name": "TX",
"offset": 47,
"size": 1
},
{
"name": "imm1",
"offset": 48,
"size": 16
}
],
"heading": "VSX Vector Splat Immediate Double-Precision 8RR:D-form",
"texts": [
"xxspltidp XT,IMM32"
]
}
],
"extended_mnemonics": [],
"page": 1027
},
{
"assembly": [
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "1",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "//",
"offset": 14,
"size": 2
},
{
"name": "imm0",
"offset": 16,
"size": 16
},
{
"name": "32",
"offset": 32,
"size": 6
},
{
"name": "T",
"offset": 38,
"size": 5
},
{
"name": "3",
"offset": 43,
"size": 4
},
{
"name": "TX",
"offset": 47,
"size": 1
},
{
"name": "imm1",
"offset": 48,
"size": 16
}
],
"heading": "VSX Vector Splat Immediate Word 8RR:D-form",
"texts": [
"xxspltiw XT,IMM32"
]
}
],
"extended_mnemonics": [],
"page": 1028
},
{
"assembly": [
{
"encoding": [
{
"name": "1",
"offset": 0,
"size": 6
},
{
"name": "1",
"offset": 6,
"size": 2
},
{
"name": "0",
"offset": 8,
"size": 4
},
{
"name": "//",
"offset": 12,
"size": 2
},
{
"name": "//",
"offset": 14,
"size": 2
},
{
"name": "imm0",
"offset": 16,
"size": 16
},
{
"name": "32",
"offset": 32,
"size": 6
},
{
"name": "T",
"offset": 38,
"size": 5
},
{
"name": "0",
"offset": 43,
"size": 3
},
{
"name": "IX",
"offset": 46,
"size": 1
},
{
"name": "TX",
"offset": 47,
"size": 1
},
{
"name": "imm1",
"offset": 48,
"size": 16
}
],
"heading": "VSX Vector Splat Immediate32 Doubleword Indexed 8RR:D-form",
"texts": [
"xxsplti32dx XT,IX,IMM32"
]
}
],
"extended_mnemonics": [],
"page": 1028
},
{
"assembly": [
{
"encoding": [
{
"name": "60",
"offset": 0,
"size": 6
},
{
"name": "T",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 3
},
{
"name": "UIM",
"offset": 14,
"size": 2
},
{
"name": "B",
"offset": 16,
"size": 5
},
{
"name": "164",
"offset": 21,
"size": 9
},
{
"name": "BX",
"offset": 30,
"size": 1
},
{
"name": "TX",
"offset": 31,
"size": 1
}
],
"heading": "VSX Vector Splat Word XX2-form",
"texts": [
"xxspltw XT,XB,UIM"
]
}
],
"extended_mnemonics": [],
"page": 1029
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "982",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Instruction Cache Block Invalidate X-form",
"texts": [
"icbi RA,RB "
]
}
],
"extended_mnemonics": [],
"page": 1088
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "/",
"offset": 6,
"size": 1
},
{
"name": "CT",
"offset": 7,
"size": 4
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "22",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Instruction Cache Block Touch X-form",
"texts": [
"icbt CT, RA, RB "
]
}
],
"extended_mnemonics": [],
"page": 1088
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "TH",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "278",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Data Cache Block Touch X-form",
"texts": [
"dcbt RA,RB,TH"
]
}
],
"extended_mnemonics": [],
"page": 1097
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "TH",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "246",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Data Cache Block Touch for Store X-form",
"texts": [
"dcbtst RA,RB,TH "
]
}
],
"extended_mnemonics": [],
"page": 1098
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "1014",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Data Cache Block set to Zero X-form",
"texts": [
"dcbz RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 1099
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "54",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Data Cache Block Store X-form",
"texts": [
"dcbst RA,RB "
]
}
],
"extended_mnemonics": [],
"page": 1099
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "//",
"offset": 6,
"size": 2
},
{
"name": "L",
"offset": 8,
"size": 3
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "86",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Data Cache Block Flush X-form",
"texts": [
"dcbf RA,RB,L"
]
}
],
"extended_mnemonics": [
"dcbf RA,RB dcbf RA,RB,0",
"dcbfl RA,RB dcbf RA,RB,1",
"dcbflp RA,RB dcbf RA,RB,3",
"dcbfps RA,RB dcbf RA,RB,4",
"dcbstps RA,RB dcbf RA,RB,6"
],
"page": 1100
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 4
},
{
"name": "1",
"offset": 10,
"size": 1
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "774",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Copy X-form",
"texts": [
"copy RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 1104
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 4
},
{
"name": "L",
"offset": 10,
"size": 1
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "902",
"offset": 21,
"size": 10
},
{
"name": "1",
"offset": 31,
"size": 1
}
],
"heading": "Paste X-form",
"texts": [
"paste. RA,RB,L "
]
}
],
"extended_mnemonics": [],
"page": 1104
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "838",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Copy-Paste Abort X-form",
"texts": [
"cpabort "
]
}
],
"extended_mnemonics": [],
"page": 1105
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "FC",
"offset": 16,
"size": 5
},
{
"name": "582",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Word Atomic X-form",
"texts": [
"lwat RT,RA,FC"
]
}
],
"extended_mnemonics": [],
"page": 1109
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "FC",
"offset": 16,
"size": 5
},
{
"name": "614",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Doubleword Atomic X-form",
"texts": [
"ldat RT,RA,FC"
]
}
],
"extended_mnemonics": [],
"page": 1109
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "FC",
"offset": 16,
"size": 5
},
{
"name": "710",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Word Atomic X-form",
"texts": [
"stwat RS,RA,FC"
]
}
],
"extended_mnemonics": [],
"page": 1111
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "FC",
"offset": 16,
"size": 5
},
{
"name": "742",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Doubleword Atomic X-form",
"texts": [
"stdat RS,RA,FC"
]
}
],
"extended_mnemonics": [],
"page": 1111
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "150",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Instruction Synchronize XL-form",
"texts": [
"isync "
]
}
],
"extended_mnemonics": [],
"page": 1112
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB ",
"offset": 16,
"size": 5
},
{
"name": "52",
"offset": 21,
"size": 10
},
{
"name": "EH",
"offset": 31,
"size": 1
}
],
"heading": "Load Byte And Reserve Indexed X-form",
"texts": [
"lbarx RT,RA,RB,EH"
]
}
],
"extended_mnemonics": [],
"page": 1113
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB ",
"offset": 16,
"size": 5
},
{
"name": "116",
"offset": 21,
"size": 10
},
{
"name": "EH",
"offset": 31,
"size": 1
}
],
"heading": "Load Halfword And Reserve Indexed X-form",
"texts": [
"lharx RT,RA,RB,EH"
]
}
],
"extended_mnemonics": [],
"page": 1114
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB ",
"offset": 16,
"size": 5
},
{
"name": "20",
"offset": 21,
"size": 10
},
{
"name": "EH",
"offset": 31,
"size": 1
}
],
"heading": "Load Word And Reserve Indexed X-form",
"texts": [
"lwarx RT,RA,RB,EH"
]
}
],
"extended_mnemonics": [],
"page": 1114
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB ",
"offset": 16,
"size": 5
},
{
"name": "694",
"offset": 21,
"size": 10
},
{
"name": "1",
"offset": 31,
"size": 1
}
],
"heading": "Store Byte Conditional Indexed X-form",
"texts": [
"stbcx. RS,RA,RB "
]
}
],
"extended_mnemonics": [],
"page": 1115
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB ",
"offset": 16,
"size": 5
},
{
"name": "726",
"offset": 21,
"size": 10
},
{
"name": "1",
"offset": 31,
"size": 1
}
],
"heading": "Store Halfword Conditional Indexed X-form",
"texts": [
"sthcx. RS,RA,RB "
]
}
],
"extended_mnemonics": [],
"page": 1116
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB ",
"offset": 16,
"size": 5
},
{
"name": "150",
"offset": 21,
"size": 10
},
{
"name": "1",
"offset": 31,
"size": 1
}
],
"heading": "Store Word Conditional Indexed X-form",
"texts": [
"stwcx. RS,RA,RB "
]
}
],
"extended_mnemonics": [],
"page": 1117
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB ",
"offset": 16,
"size": 5
},
{
"name": "84",
"offset": 21,
"size": 10
},
{
"name": "EH",
"offset": 31,
"size": 1
}
],
"heading": "Load Doubleword And Reserve Indexed X-form",
"texts": [
"ldarx RT,RA,RB,EH"
]
}
],
"extended_mnemonics": [],
"page": 1118
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB ",
"offset": 16,
"size": 5
},
{
"name": "214",
"offset": 21,
"size": 10
},
{
"name": "1",
"offset": 31,
"size": 1
}
],
"heading": "Store Doubleword Conditional Indexed X-form",
"texts": [
"stdcx. RS,RA,RB "
]
}
],
"extended_mnemonics": [],
"page": 1118
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RTp",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB ",
"offset": 16,
"size": 5
},
{
"name": "276",
"offset": 21,
"size": 10
},
{
"name": "EH",
"offset": 31,
"size": 1
}
],
"heading": "Load Quadword And Reserve Indexed X-form",
"texts": [
"lqarx RTp,RA,RB,EH"
]
}
],
"extended_mnemonics": [],
"page": 1120
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RSp",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB ",
"offset": 16,
"size": 5
},
{
"name": "182",
"offset": 21,
"size": 10
},
{
"name": "1",
"offset": 31,
"size": 1
}
],
"heading": "Store Quadword Conditional Indexed X-form",
"texts": [
"stqcx. RSp,RA,RB "
]
}
],
"extended_mnemonics": [],
"page": 1121
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "//",
"offset": 6,
"size": 2
},
{
"name": "L",
"offset": 8,
"size": 3
},
{
"name": "///",
"offset": 11,
"size": 3
},
{
"name": "SC",
"offset": 14,
"size": 2
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "598",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Synchronize X-form",
"texts": [
"sync L,SC"
]
}
],
"extended_mnemonics": [
"sync sync 0,0",
"sync x sync x,0",
"hwsync sync 0,0",
"lwsync sync 1,0",
"ptesync sync 2,0",
"phwsync sync 4,0",
"plwsync sync 5,0",
"stncisync sync 1,1",
"stcisync sync 0,2",
"stsync sync 0,3"
],
"page": 1122
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "854",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Enforce In-order Execution of I/O X-form",
"texts": [
"eieio "
]
}
],
"extended_mnemonics": [],
"page": 1124
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "??",
"offset": 6,
"size": 2
},
{
"name": "/",
"offset": 8,
"size": 1
},
{
"name": "WC",
"offset": 9,
"size": 2
},
{
"name": "///",
"offset": 11,
"size": 3
},
{
"name": "PL",
"offset": 14,
"size": 2
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "30",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Wait X-form",
"texts": [
"wait WC,PL"
]
}
],
"extended_mnemonics": [
"wait wait 0,0",
"wait 0 wait 0,0",
"wait 1 wait 1,0",
"waitrsv wait 1,0"
],
"page": 1126
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "tbr",
"offset": 11,
"size": 10
},
{
"name": "371",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move From Time Base XFX-form",
"texts": [
"mftb RT,TBR "
]
}
],
"extended_mnemonics": [],
"page": 1130
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": " ///",
"offset": 11,
"size": 5
},
{
"name": " ///",
"offset": 16,
"size": 4
},
{
"name": "S",
"offset": 20,
"size": 1
},
{
"name": "146",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Return from Event-Based Branch XL-form",
"texts": [
"rfebb S"
]
}
],
"extended_mnemonics": [
"rfebb rfebb 1"
],
"page": 1136
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "430",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Clear BHRB X-form",
"texts": [
"clrbhrb"
]
}
],
"extended_mnemonics": [],
"page": 1139
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "BHRBE",
"offset": 11,
"size": 10
},
{
"name": "302",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move From Branch History Rolling Buffer Entry XFX-form",
"texts": [
"mfbhrbe RT,BHRBE"
]
}
],
"extended_mnemonics": [],
"page": 1139
},
{
"assembly": [
{
"encoding": [
{
"name": "17",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "//",
"offset": 16,
"size": 4
},
{
"name": "LEV",
"offset": 20,
"size": 7
},
{
"name": "//",
"offset": 27,
"size": 3
},
{
"name": "1",
"offset": 30,
"size": 1
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "System Call SC-form",
"texts": [
"sc LEV"
]
}
],
"extended_mnemonics": [],
"page": 1186
},
{
"assembly": [
{
"encoding": [
{
"name": "17",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "//",
"offset": 16,
"size": 4
},
{
"name": "LEV",
"offset": 20,
"size": 7
},
{
"name": "//",
"offset": 27,
"size": 3
},
{
"name": "0",
"offset": 30,
"size": 1
},
{
"name": "1",
"offset": 31,
"size": 1
}
],
"heading": "System Call Vectored SC-form",
"texts": [
"scv LEV "
]
}
],
"extended_mnemonics": [],
"page": 1187
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": " ///",
"offset": 11,
"size": 5
},
{
"name": " ///",
"offset": 16,
"size": 5
},
{
"name": "82",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Return From System Call Vectored XL-form",
"texts": [
"rfscv "
]
}
],
"extended_mnemonics": [],
"page": 1187
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": " ///",
"offset": 11,
"size": 5
},
{
"name": " ///",
"offset": 16,
"size": 5
},
{
"name": "18",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Return From Interrupt Doubleword XL-form",
"texts": [
"rfid"
]
}
],
"extended_mnemonics": [],
"page": 1188
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "274",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Hypervisor Return From Interrupt Doubleword XL-form",
"texts": [
"hrfid "
]
}
],
"extended_mnemonics": [],
"page": 1188
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "306",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Ultravisor Return From Interrupt Doubleword XL-form",
"texts": [
"urfid "
]
}
],
"extended_mnemonics": [],
"page": 1189
},
{
"assembly": [
{
"encoding": [
{
"name": "19",
"offset": 0,
"size": 0
},
{
"name": "///",
"offset": 0,
"size": 0
},
{
"name": "///",
"offset": 0,
"size": 0
},
{
"name": "///",
"offset": 0,
"size": 0
},
{
"name": "370",
"offset": 0,
"size": 0
},
{
"name": "/",
"offset": 0,
"size": 32
}
],
"heading": "stop XL-form",
"texts": [
"stop"
]
}
],
"extended_mnemonics": [],
"page": 1191
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "853",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Byte and Zero Caching Inhibited Indexed X-form",
"texts": [
"lbzcix RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 1200
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "789",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Word and Zero Caching Inhibited Indexed X-form",
"texts": [
"lwzcix RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 1200
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "821",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Halfword and Zero Caching Inhibited Indexed X-form",
"texts": [
"lhzcix RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 1200
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "885",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Load Doubleword Caching Inhibited Indexed X-form",
"texts": [
"ldcix RT,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 1200
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "981",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Byte Caching Inhibited Indexed X-form",
"texts": [
"stbcix RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 1201
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "917",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Word Caching Inhibited Indexed X-form",
"texts": [
"stwcix RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 1201
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "949",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Halfword Caching Inhibited Indexed X-form",
"texts": [
"sthcix RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 1201
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "1013",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Store Doubleword Caching Inhibited Indexed X-form",
"texts": [
"stdcix RS,RA,RB"
]
}
],
"extended_mnemonics": [],
"page": 1201
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "D",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "658",
"offset": 21,
"size": 10
},
{
"name": "DX",
"offset": 31,
"size": 1
}
],
"heading": "Hash Store Privileged X-form",
"texts": [
"hashstp RB,offset(RA)"
]
}
],
"extended_mnemonics": [],
"page": 1202
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "D",
"offset": 6,
"size": 5
},
{
"name": "RA",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "690",
"offset": 21,
"size": 10
},
{
"name": "DX",
"offset": 31,
"size": 1
}
],
"heading": "Hash Check Privileged X-form",
"texts": [
"hashchkp RB,offset(RA)"
]
}
],
"extended_mnemonics": [],
"page": 1202
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "spr",
"offset": 11,
"size": 10
},
{
"name": "467 ",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move To Special Purpose Register XFX-form",
"texts": [
"mtspr SPR,RS "
]
}
],
"extended_mnemonics": [],
"page": 1208
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "spr",
"offset": 11,
"size": 10
},
{
"name": "339 ",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move From Special Purpose Register XFX-form",
"texts": [
"mfspr RT,SPR "
]
}
],
"extended_mnemonics": [],
"page": 1210
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 4
},
{
"name": " L",
"offset": 15,
"size": 1
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "146",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move To Machine State Register X-form",
"texts": [
"mtmsr RS,L"
]
}
],
"extended_mnemonics": [],
"page": 1211
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": " ///",
"offset": 11,
"size": 4
},
{
"name": "L",
"offset": 15,
"size": 1
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "178",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move To Machine State Register Doubleword X-form",
"texts": [
"mtmsrd RS,L "
]
}
],
"extended_mnemonics": [],
"page": 1212
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": " ///",
"offset": 16,
"size": 5
},
{
"name": "83",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Move From Machine State Register X-form",
"texts": [
"mfmsr RT "
]
}
],
"extended_mnemonics": [],
"page": 1213
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": " ///",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "434",
"offset": 21,
"size": 10
},
{
"name": "/ ",
"offset": 31,
"size": 1
}
],
"heading": "SLB Invalidate Entry X-form",
"texts": [
"slbie RB "
]
}
],
"extended_mnemonics": [],
"page": 1260
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": " ///",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "466",
"offset": 21,
"size": 10
},
{
"name": "/ ",
"offset": 31,
"size": 1
}
],
"heading": "SLB Invalidate Entry Global X-form",
"texts": [
"slbieg RS,RB "
]
}
],
"extended_mnemonics": [],
"page": 1262
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "//",
"offset": 6,
"size": 2
},
{
"name": "IH",
"offset": 8,
"size": 3
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "498",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "SLB Invalidate All X-form",
"texts": [
"slbia IH"
]
}
],
"extended_mnemonics": [],
"page": 1263
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": " ///",
"offset": 11,
"size": 4
},
{
"name": "L",
"offset": 15,
"size": 1
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "850",
"offset": 21,
"size": 10
},
{
"name": "/ ",
"offset": 31,
"size": 1
}
],
"heading": "SLB Invalidate All Global X-form",
"texts": [
"slbiag RS, L"
]
}
],
"extended_mnemonics": [],
"page": 1265
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "402",
"offset": 21,
"size": 10
},
{
"name": "/ ",
"offset": 31,
"size": 1
}
],
"heading": "SLB Move To Entry X-form",
"texts": [
"slbmte RS,RB "
]
}
],
"extended_mnemonics": [],
"page": 1266
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": " RT ",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 4
},
{
"name": "L",
"offset": 15,
"size": 1
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "851",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "SLB Move From Entry VSID X-form",
"texts": [
"slbmfev RT,RB "
]
}
],
"extended_mnemonics": [],
"page": 1267
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 4
},
{
"name": "L",
"offset": 15,
"size": 1
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "915",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "SLB Move From Entry ESID X-form",
"texts": [
"slbmfee RT,RB "
]
}
],
"extended_mnemonics": [],
"page": 1268
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": " RT",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "979",
"offset": 21,
"size": 10
},
{
"name": "1",
"offset": 31,
"size": 1
}
],
"heading": "SLB Find Entry ESID X-form",
"texts": [
"slbfee. RT,RB "
]
}
],
"extended_mnemonics": [],
"page": 1268
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "338",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "SLB Synchronize X-form",
"texts": [
"slbsync "
]
}
],
"extended_mnemonics": [],
"page": 1269
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "RIC",
"offset": 12,
"size": 2
},
{
"name": "PRS",
"offset": 14,
"size": 1
},
{
"name": "R",
"offset": 15,
"size": 1
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "306 ",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "TLB Invalidate Entry X-form",
"texts": [
"tlbie RB,RS,RIC,PRS,R"
]
}
],
"extended_mnemonics": [
"tlbie RB,RS tlbie RB,RS,0,0,0"
],
"page": 1271
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "RS",
"offset": 6,
"size": 5
},
{
"name": "/",
"offset": 11,
"size": 1
},
{
"name": "RIC",
"offset": 12,
"size": 2
},
{
"name": "PRS",
"offset": 14,
"size": 1
},
{
"name": "R",
"offset": 15,
"size": 1
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "274 ",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "TLB Invalidate Entry Local X-form",
"texts": [
"tlbiel RB,RS,RIC,PRS,R"
]
}
],
"extended_mnemonics": [
"tlbiel RB tlbiel RB,r0,0,0,0"
],
"page": 1276
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "566",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "TLB Synchronize X-form",
"texts": [
"tlbsync "
]
}
],
"extended_mnemonics": [],
"page": 1280
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "78",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Message Send Ultravisor X-form",
"texts": [
"msgsndu RB "
]
}
],
"extended_mnemonics": [],
"page": 1373
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "110",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Message Clear Ultravisor X-form",
"texts": [
"msgclru RB "
]
}
],
"extended_mnemonics": [],
"page": 1374
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "206",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Message Send X-form",
"texts": [
"msgsnd RB "
]
}
],
"extended_mnemonics": [],
"page": 1374
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "238",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Message Clear X-form",
"texts": [
"msgclr RB "
]
}
],
"extended_mnemonics": [],
"page": 1375
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "142",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Message Send Privileged X-form",
"texts": [
"msgsndp RB "
]
}
],
"extended_mnemonics": [],
"page": 1376
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "RB",
"offset": 16,
"size": 5
},
{
"name": "174",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Message Clear Privileged X-form",
"texts": [
"msgclrp RB "
]
}
],
"extended_mnemonics": [],
"page": 1377
},
{
"assembly": [
{
"encoding": [
{
"name": "31",
"offset": 0,
"size": 6
},
{
"name": "///",
"offset": 6,
"size": 5
},
{
"name": "///",
"offset": 11,
"size": 5
},
{
"name": "///",
"offset": 16,
"size": 5
},
{
"name": "886",
"offset": 21,
"size": 10
},
{
"name": "/",
"offset": 31,
"size": 1
}
],
"heading": "Message Synchronize X-form",
"texts": [
"msgsync "
]
}
],
"extended_mnemonics": [],
"page": 1377
}
]
}
@BenjaminGrayNp1
Copy link

Lots of branch instructions missing (e.g., blr)

The extended NOPs are missing (e.g., miso)

@BenjaminGrayNp1
Copy link

RA.RB typo in source should be corrected in the JSON

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment