Last active
August 29, 2015 14:15
-
-
Save Terminus-IMRC/6540ca707997dea2d767 to your computer and use it in GitHub Desktop.
QPU information printed by qpuinfo
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
[V3D Identification 0 (V3D block identity)] | |
V3D Technology Version: 2 | |
V3D Id String: V3D | |
[V3D Identification 1 (V3D Configuration A)] | |
VPM Memory Size: 12 | |
HDR Support: 1 | |
Number of Semaphores: 16 | |
Number of TMUs per Slice: 2 | |
Number of QPUs per Slice: 4 | |
Number of Slices: 3 | |
V3D Revision: 1 | |
[V3D Identification 1 (V3D Configuration B)] | |
Tile Buffer Double-buffer Mode Support: 1 | |
Tile Buffer Size: 2 | |
VRI Memory Size: 1 | |
[Scratch Register] | |
Scratch Register: 0x00000000 | |
[L2 Cache Control] | |
L2 Cache Enable: 1 | |
[Interrupt Control] | |
Binner Used Overspill Memory intterrupt status: 0 | |
Binner Out of Memory intterrupt status: 1 | |
Binning Mode Flush Done intterrupt status: 0 | |
Render Mode Frame Done interrupt status: 0 | |
[Interrupt Enables] | |
Binner Used Overspill Memory intterrupt enable: 0 | |
Binner Out of Memory intterrupt enable: 0 | |
Binning Mode Flush Done intterrupt enable: 0 | |
Render Mode Frame Done interrupt enable: 0 | |
[Interrupt Disables] | |
Binner Used Overspill Memory intterrupt disable: 0 | |
Binner Out of Memory intterrupt disable: 0 | |
Binning Mode Flush Done intterrupt disable: 0 | |
Render Mode Frame Done interrupt disable: 0 | |
[Control List Executor Thread 0 Control and Status] | |
Counting Semaphore: 0 | |
Return Stack Depth: 0 | |
Control Thread Run: 0 | |
Control Thread Sub-mode: 0 | |
Control Thread Error: 0 | |
Control Thread Mode (binning mode thread only): 0 | |
[Control List Executor Thread 1 Control and Status] | |
Counting Semaphore: 0 | |
Return Stack Depth: 0 | |
Control Thread Run: 0 | |
Control Thread Sub-mode: 0 | |
Control Thread Error: 0 | |
Control Thread Mode (binning mode thread only): 0 | |
[Control List Executor Thread 0 End Address] | |
Control List End Address: 0x00000000 | |
[Control List Executor Thread 1 End Address] | |
Control List End Address: 0x00000000 | |
[Control List Executor Thread 0 Current Address] | |
Control List Current Address: 0x00000000 | |
[Control List Executor Thread 1 Current Address] | |
Control List Current Address: 0x00000000 | |
[Control List Executor Thread 0 Return Address 0] | |
Control List Return Address 0: 0x00000000 | |
[Control List Executor Thread 1 Return Address 0] | |
Control List Return Address 0: 0x00000000 | |
[Control List Executor Thread 0 List Counter] | |
Major List Counter: 0x00000000 | |
Sub-list Counter: 0x00000000 | |
[Control List Executor Thread 1 List Counter] | |
Major List Counter: 0x00000000 | |
Sub-list Counter: 0x00000000 | |
[Control List Executor Thread 0 Primitive List Counter] | |
Primitive List Counter: 0x00000000 | |
[Control List Executor Thread 1 Primitive List Counter] | |
Primitive List Counter: 0x00000000 | |
[V3D Pipeline Control and Status] | |
Binning Mode Out Of Memory: 1 | |
Rendering Mode Busy: 0 | |
Rendering Mode Active: 0 | |
Binning Mode Busy: 0 | |
Binning Mode Active: 0 | |
[Binning Mode Flush Count] | |
Flush Count: 0 | |
[Rendering Mode Frame Count] | |
Frame Count: 0 | |
[Current Address of Binning Memory Pool] | |
Current Pool Address: 0x00000000 | |
[Remaining Size of Binning Memory Pool] | |
Size of Pool Remaining: 0 | |
[Address of Overspill Binning Memory Block] | |
Address of Overspill Memory Block for Binning: 0x00000000 | |
[Size of Overspill Binning Memory Block] | |
Size of Overspill Memory Block for Binning: 0 | |
[Binner Debug] | |
Disable Clipping: 0 | |
Disable Forwarding in State Cache: 0 | |
[Reserve QPUs] | |
Reservation settings for QPU 0: 0x0 | |
Reservation settings for QPU 1: 0x0 | |
Reservation settings for QPU 2: 0x0 | |
Reservation settings for QPU 3: 0x0 | |
Reservation settings for QPU 4: 0x0 | |
Reservation settings for QPU 5: 0x0 | |
Reservation settings for QPU 6: 0x0 | |
Reservation settings for QPU 7: 0x0 | |
Reservation settings for QPU 8: 0x0 | |
Reservation settings for QPU 9: 0x0 | |
Reservation settings for QPU 10: 0x0 | |
Reservation settings for QPU 11: 0x0 | |
Reservation settings for QPU 12: 0x0 | |
Reservation settings for QPU 13: 0x0 | |
Reservation settings for QPU 14: 0x0 | |
Reservation settings for QPU 15: 0x0 | |
[QPU Scheduler Control] | |
Coordinate Shader Scheduling Bypass Limit: 0 | |
Vertex Shader Scheduling Bypass Limit: 0 | |
[QPU User Program Request Uniforms Address] | |
Uniforms Address: 0x00000000 | |
[QPU User Program Request Uniforms Length] | |
Uniforms Length: 0 | |
[QPU User Program Request Control and Status] | |
Count of user programs completed: 0 | |
Count of user programs requests made: 0 | |
Queue Error: 0 | |
Queue Length: 0 | |
[VPM Allocator Control] | |
Enable VPM allocation timeout: 0 | |
Enable VPM allocation limits: 0 | |
Binning VPM allocation timeout 0 | |
Rendering VPM allocation timeout 0 | |
Binning VPM allocation limit 0 | |
Rendering VPM allocation limit 0 | |
[VPM base (user) memory reservation] | |
VPM memory reserved for user programs: 16 | |
[Performance Counters] | |
Performance Counter Enable Bits: 0x00000000 | |
Performance Counter Mapping (n=0): 0 | |
Performance Count (n=0): 0 | |
Performance Counter Mapping (n=1): 0 | |
Performance Count (n=1): 0 | |
Performance Counter Mapping (n=2): 0 | |
Performance Count (n=2): 0 | |
Performance Counter Mapping (n=3): 0 | |
Performance Count (n=3): 0 | |
Performance Counter Mapping (n=4): 0 | |
Performance Count (n=4): 0 | |
Performance Counter Mapping (n=5): 0 | |
Performance Count (n=5): 0 | |
Performance Counter Mapping (n=6): 0 | |
Performance Count (n=6): 0 | |
Performance Counter Mapping (n=7): 0 | |
Performance Count (n=7): 0 | |
Performance Counter Mapping (n=8): 0 | |
Performance Count (n=8): 0 | |
Performance Counter Mapping (n=9): 0 | |
Performance Count (n=9): 0 | |
Performance Counter Mapping (n=10): 0 | |
Performance Count (n=10): 0 | |
Performance Counter Mapping (n=11): 0 | |
Performance Count (n=11): 0 | |
Performance Counter Mapping (n=12): 0 | |
Performance Count (n=12): 0 | |
Performance Counter Mapping (n=13): 0 | |
Performance Count (n=13): 0 | |
Performance Counter Mapping (n=14): 0 | |
Performance Count (n=14): 0 | |
Performance Counter Mapping (n=15): 0 | |
Performance Count (n=15): 0 | |
[PSE Error Signals] | |
IPD2_FPDUSED: 0 | |
IPD2_VALID: 0 | |
MULIP2: 0 | |
MULIP1: 0 | |
MULIP0: 0 | |
Error B reading VPM: 0 | |
Error A reading VPM: 0 | |
[FEP Overrun Error Signals] | |
EZREQ_FIFO_ORUN: 0 | |
EZVAL_FIFO_ORUN: 0 | |
DEPTHO_ORUN: 0 | |
DEPTHO_FIFO_ORUN: 0 | |
REFXY_FIFO_ORUN: 0 | |
ZCOEFF_FIFO_FULL: 0 | |
XYRELW_FIFO_ORUN: 0 | |
XYRELO_FIFO_ORUN: 0 | |
FIXZ_ORUN: 0 | |
XYFO_FIFO_ORUN: 0 | |
QBSZ_FIFO_ORUN: 0 | |
QBFR_FIFO_ORUN: 0 | |
XYRELZ_FIFO_FULL: 0 | |
WCOEFF_FIFO_FULL: 0 | |
[FEP Interface Ready and Stall Signals, plus FEP Busy Signals] | |
XYFO_FIFO_OP_READY: 0 | |
QXYF_FIFO_OP_READY: 0 | |
RAST_BUSY: 0 | |
EZ_XY_READY: 0 | |
EZ_DATA_READY: 0 | |
ZRWPE_READY: 0 | |
ZRWPE_STALL: 0 | |
EDGES_CTRLID: 0 | |
EDGES_ISCTRL: 0 | |
EDGES_READY: 0 | |
EDGES_STALL: 0 | |
[FEP Internal Ready Signals] | |
FIXZ_READY: 0 | |
RECIPW_READY: 0 | |
INTERPRW_READY: 0 | |
INTERPZ_READY: 0 | |
XYRELZ_FIFO_LAST: 0 | |
XYRELZ_FIFO_READY: 0 | |
XYNRM_LAST: 0 | |
XYNRM_READY: 0 | |
EZLIM_READY: 0 | |
DEPTHO_READY: 0 | |
RAST_LAST: 0 | |
RAST_READY: 0 | |
XYFO_FIFO_READY: 0 | |
ZO_FIFO_READY: 0 | |
XYRELO_FIFO_READY: 0 | |
WCOEFF_FIFO_READY: 0 | |
XYRELW_FIFO_READY: 0 | |
ZCOEFF_FIFO_READY: 0 | |
REFXY_FIFO_READY: 0 | |
DEPTHO_FIFO_READY: 0 | |
EZVAL_FIFO_READY: 0 | |
EZREQ_FIFO_READY: 0 | |
QXYF_FIFO_READY: 0 | |
[FEP Internal Stall Input Signals] | |
ZO_FIFO_IP_STALL: 0 | |
RECIPW_IP_STALL: 0 | |
INTERPW_IP_STALL: 0 | |
XYRELZ_FIFO_IP_STALL: 0 | |
INTERPZ_IP_STALL: 0 | |
DEPTHO_FIFO_IP_STALL: 0 | |
EZLIM_IP_STALL: 0 | |
XYNRM_IP_STALL: 0 | |
EZREQ_FIFO_OP_VALID: 0 | |
QXYF_FIFO_OP_VALID: 0 | |
QXYF_FIFO_OP_LAST: 0 | |
QXYF_FIFO_OP1_DUMMY: 1 | |
QXYF_FIFO_OP1_LAST: 0 | |
QXYF_FIFO_OP1_VALID: 0 | |
EZTEST_ANYQVALID: 0 | |
EZTEST_ANYQF: 0 | |
EZTEST_QREADY: 0 | |
EZTEST_VLF_OKNOVALID: 0 | |
EZTEST_STALL: 0 | |
EZTEST_IP_VLFSTALL: 1 | |
EZTEST_IP_PRSTALL: 1 | |
EZTEST_IP_QSTALL: 1 | |
[Miscellaneous Error Signals (VPM, VDW, VCD, VCM, L2C)] | |
L2C AXI Receive Fifo Overrun error: 0 | |
VCM error (binner): 0 | |
VCM error (renderer): 0 | |
VCM Idle: 1 | |
VCD error - FIFO pointers out of sync: 0 | |
VDW error - address overflows: 0 | |
VPM error - allocated size error: 0 | |
VPM error - free non-allocated: 0 | |
VPM error - write non-allocated: 0 | |
VPM error - read non-allocated: 0 | |
VPM error - read range: 0 | |
VPM error - write range: 0 | |
VPM Allocator error - renderer request greater than limit: 0 | |
VPM Allocator error - binner request greater than limit: 0 | |
VPM Allocator error - request too big: 0 | |
VPM Allocator error - allocating base while busy: 0 |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment