Skip to content

Instantly share code, notes, and snippets.

@Weissnix4711
Last active December 14, 2022 21:03
Show Gist options
  • Save Weissnix4711/1dc23b1e79e0bbfd6cb890f1111140e1 to your computer and use it in GitHub Desktop.
Save Weissnix4711/1dc23b1e79e0bbfd6cb890f1111140e1 to your computer and use it in GitHub Desktop.
ESP8266/ESP32 SoC Comparison
S2 S3 C2 C3 C6 ESP32 ESP8266
Announcement Date 2019, September 2020, December 2020, November 2021, April 2016, September 2014, August
Main Processor Xtensa single-core LX7 Xtensa LX7 dual-core RISC-V single-core RISC-V single-core RISC-V single-core Xtensa LX6 single/dual-core Tensilica L106
Clock Freq (up to) 240 MHz 240 MHz 120 MHz 160 MHz 160 MHz 160/240 MHz 160MHz
Co-processor ULP (RISC-V) ULP (RISC-V) ULP No
Cache 8/16KB 16KB 64KB
BT No BLE 5.0 + LE BLE 5.0 + LE BLE 5.0 + LE BLE 5.0 + LE BT 4.2 BR/EDR & BLE No
WiFi 4 4 4 6 4 4 (only up to 72.2Mbps)
GPIO 43 45 14 22 30 (QFN40) or 22 (QFN32) 34 17
SRAM 320KB 512 KB 272 KB 400KB 512KB 520KB 160KB
ROM 128 KB 384KB 576 KB 384 KB 320KB No
Flash encryption XTS-AES-128/256 XTS-AES-128 XTS-AES-128 No
RTC memory 16KB 16KB 8KB 16KB 768B
SPI 4 3 4 2
UART 2 2 3 2
USB USB OTG 1.1 Serial/JTAG No No
Touch Sensor 14 10
Timers 4x 64-bit 2x 54-bit + 1x 52-bit 4x 64b 2x 32b (*)
RMT 4x TX/RX 2x TX + 2x RX 8x TX/RX 1x TX 1x RX
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment