Created
August 14, 2023 21:16
-
-
Save agtbaskara/91111a11f056d872a22fd447bcfaaa92 to your computer and use it in GitHub Desktop.
verilog tutorial
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
My recommendation is to start with RTL basics in verilog using one of the online platforms. | |
https://hdlbits.01xz.net/wiki/Main_Page | |
https://chipdev.io/question-list | |
https://www.edaplayground.com/ | |
And verilog docs: | |
https://verilogguide.readthedocs.io/en/latest/ | |
Once you have a feel for it, you can download vivado (https://www.xilinx.com/support/download.html) and play around. I know some people are saying you don't need to start on vendor tools. But currently vivado/(and quartus) are the two main tools dominating the market, and you need to know at least one of them if you're going to be in industry. It is a learning curve, but it is a free learning curve, and the sooner you start, the better. (I'm biased, because I use vivado literally every day and have for over a decade. I do also have some youtube videos on vivado already [1][2][3]) |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment