Created
June 19, 2020 14:27
-
-
Save bbrezillon/acca731c0825fead76a3f3f40aa39a3c to your computer and use it in GitHub Desktop.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| test round 4000000000000000 | |
| shader: MESA_SHADER_KERNEL | |
| local-size: 4, 1, 1 (variable) | |
| shared-size: 0 | |
| inputs: 1 | |
| outputs: 0 | |
| uniforms: 0 | |
| shared: 0 | |
| decl_var ubo INTERP_MODE_NONE uint[2] kernel_inputs (0, 0, 0) | |
| decl_var ubo INTERP_MODE_NONE uint[11] kernel_work_properies (0, 0, 1) | |
| decl_var shader_in INTERP_MODE_NONE uint64_t @0 (0.x, 0, 0) | |
| decl_function __wrapped_main_test (0 params) (entrypoint) | |
| impl __wrapped_main_test { | |
| block block_0: | |
| /* preds: */ | |
| vec1 32 ssa_22 = load_const (0x00000000 /* 0.000000 */) | |
| vec4 32 ssa_34 = intrinsic load_ubo_dxil (ssa_22, ssa_22) () | |
| vec1 32 ssa_71 = mov ssa_34.y | |
| vec1 64 ssa_2 = load_const (0x3ff8000000000000 /* 1.500000 */) | |
| vec3 32 ssa_24 = intrinsic load_global_invocation_id () () | |
| vec1 64 ssa_68 = pack_64_2x32_split ssa_24.x, ssa_22 | |
| vec1 64 ssa_7 = u2f64 ssa_68 | |
| vec1 64 ssa_8 = fadd ssa_7, ssa_2 | |
| vec1 32 ssa_9 = f2u32 ssa_8 | |
| vec1 32 ssa_15 = load_const (0x00000002 /* 0.000000 */) | |
| vec1 32 ssa_16 = ishl ssa_24.x, ssa_15 | |
| vec1 32 ssa_19 = iadd ssa_34.x, ssa_16 | |
| vec1 32 ssa_50 = load_const (0xfffffffc /* -nan */) | |
| vec1 32 ssa_51 = iand ssa_19, ssa_50 | |
| intrinsic store_ssbo (ssa_9, ssa_71, ssa_51) (0, 0, 4, 0) /* wrmask= */ /* access=0 */ /* align_mul=4 */ /* align_offset=0 */ | |
| /* succs: block_1 */ | |
| block block_1: | |
| } | |
| Convert 'vec1 32 ssa_22 = load_const (0x00000000 /* 0.000000 */)' | |
| Convert 'vec4 32 ssa_34 = intrinsic load_ubo_dxil (ssa_22, ssa_22) ()' | |
| Convert 'vec1 32 ssa_71 = mov ssa_34.y' | |
| Convert 'vec1 64 ssa_2 = load_const (0x3ff8000000000000 /* 1.500000 */)' | |
| Convert 'vec3 32 ssa_24 = intrinsic load_global_invocation_id () ()' | |
| Convert 'vec1 64 ssa_68 = pack_64_2x32_split ssa_24.x, ssa_22' | |
| Unsupported instruction:vec1 64 ssa_68 = pack_64_2x32_split ssa_24.x, ssa_22 | |
| unknown file: error: C++ exception with description "failed to compile kernel!" thrown in the test body. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment