- bypassing - p42
- register renaming - p42
- dynamic branch prediction and speculative execution - p44, p46
- retired instruction - p44
- issue width - p45
- VLIW - p46
- SMT (Hyper threading) - p48
- virtual memory - p54
- SIMD - p55
- reorder buffer - p59
- mu macro fusion - p66
- pipeline slot - p66
- dynamic frequency scaling - p67
- clock multiplier - p68
- MLC (Intel Memory Latency Checker) - p69
- frontend vs backend stall - p69
- compiler optimization report - p95
- TMA (Top Down Micro Architecture Analysis) metrics - p105
- TMA in linux perf - p106
- PMU tools - p107
- LBR enablement check - p116
- PEBS enablement check - p124
- skid - p125
- false sharing (perf c2c tool) - p127
- post mortem analysis using intel PT - p127
- Intel PT usage - p131
- postmortem debugging with intel PT - p132
Last active
October 24, 2023 06:35
-
-
Save beyonddream/33b27c6f3be2e91646d3d9c5fb0faa58 to your computer and use it in GitHub Desktop.
Index for the book Performance Analysis and Tuning on Modern CPU's
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment