Skip to content

Instantly share code, notes, and snippets.

@buttercutter
Last active March 25, 2018 10:17
Show Gist options
  • Save buttercutter/9d4b2bd335a8f82c36493b42394f8e43 to your computer and use it in GitHub Desktop.
Save buttercutter/9d4b2bd335a8f82c36493b42394f8e43 to your computer and use it in GitHub Desktop.
v 20130925 2
C 40000 40000 0 0 0 title-B.sym
N 51600 44700 52900 44700 4
C 52200 44100 1 0 0 gnd-1.sym
C 43900 48300 1 270 1 gnd-1.sym
C 41700 45000 1 0 0 gnd-1.sym
N 52300 44700 52300 44400 4
T 52200 45500 9 10 1 0 0 0 1
Vin
T 52300 45000 9 10 1 0 0 0 1
-
T 52200 45900 9 10 1 0 0 0 1
+
N 51600 46300 52900 46300 4
T 51900 46500 9 10 1 0 0 0 1
G6
N 47600 46300 50500 46300 4
C 49800 47800 1 270 0 current-1.sym
{
T 50800 47200 5 10 0 0 270 0 1
device=CURRENT_SOURCE
T 50400 47300 5 10 1 1 0 0 1
refdes=gm4*Vsg4
}
N 50000 46900 50000 46300 4
C 49800 45700 1 270 0 current-1.sym
{
T 50800 45100 5 10 0 0 270 0 1
device=CURRENT_SOURCE
T 50400 45200 5 10 1 1 0 0 1
refdes=gm6*Vgs6
}
N 50000 46300 50000 45700 4
T 50300 46400 9 10 1 0 0 0 1
D4,6
C 49000 46900 1 90 0 resistor-1.sym
{
T 48600 47200 5 10 0 0 90 0 1
device=RESISTOR
T 48700 47500 5 10 1 1 180 0 1
refdes=ro4
}
N 48900 46900 48900 46300 4
N 44200 48400 50200 48400 4
N 48900 48400 48900 47800 4
N 50000 47800 50000 48400 4
T 50400 48300 9 10 1 0 0 0 1
S4
T 47300 47300 9 10 1 0 0 0 1
Vsg3,4
T 47600 46500 9 10 1 0 0 0 1
-
T 47500 48100 9 10 1 0 0 0 1
+
T 47300 46000 9 10 1 0 0 0 1
G3,4
C 49000 44800 1 90 0 resistor-1.sym
{
T 48600 45100 5 10 0 0 90 0 1
device=RESISTOR
T 48700 45400 5 10 1 1 180 0 1
refdes=ro6
}
N 48900 45700 48900 46300 4
N 48100 44400 50000 44400 4
N 50000 44800 50000 44400 4
T 50200 44200 9 10 1 0 0 0 1
S6
N 48900 44800 48900 44400 4
T 49000 46400 9 10 1 0 0 0 1
node_1
T 49000 44200 9 10 1 0 0 0 1
node_2
C 47200 44300 1 0 0 resistor-1.sym
{
T 47500 44700 5 10 0 0 0 0 1
device=RESISTOR
T 47400 44600 5 10 1 1 0 0 1
refdes=Rs
}
N 42400 44400 47200 44400 4
C 46300 44800 1 90 0 resistor-1.sym
{
T 45900 45100 5 10 0 0 90 0 1
device=RESISTOR
T 46000 45400 5 10 1 1 180 0 1
refdes=ro5
}
N 46200 44800 46200 44400 4
C 46300 46900 1 90 0 resistor-1.sym
{
T 45900 47200 5 10 0 0 90 0 1
device=RESISTOR
T 46000 47500 5 10 1 1 180 0 1
refdes=ro3
}
N 46200 45700 46200 46900 4
N 46200 48400 46200 47800 4
N 43800 46300 46200 46300 4
C 45200 47800 1 90 1 current-1.sym
{
T 44200 47200 5 10 0 0 270 2 1
device=CURRENT_SOURCE
T 44600 47300 5 10 1 1 0 6 1
refdes=gm3*Vsg3
}
N 45000 48400 45000 47800 4
N 45000 46900 45000 46300 4
T 44900 48500 9 10 1 0 0 0 1
S3
C 43500 46200 1 270 1 gnd-1.sym
T 44000 46400 9 10 1 0 0 0 1
Iout
L 44500 46400 44400 46300 3 0 0 0 -1 -1
L 44400 46300 44500 46200 3 0 0 0 -1 -1
N 41800 45600 43700 45600 4
T 42900 44900 9 10 1 0 0 0 1
Vgs5
T 43000 44600 9 10 1 0 0 0 1
-
T 43000 45200 9 10 1 0 0 0 1
+
T 42700 45800 9 10 1 0 0 0 1
G5
N 41800 45600 41800 45300 4
C 45200 45700 1 90 1 current-1.sym
{
T 44200 45100 5 10 0 0 270 2 1
device=CURRENT_SOURCE
T 44600 45200 5 10 1 1 0 6 1
refdes=gm5*Vgs5
}
T 45500 44200 9 10 1 0 0 0 1
node_3
T 42700 44100 9 10 1 0 0 0 1
S5
T 45700 49200 9 16 1 0 0 0 1
Gm2 small signal model
T 45100 46100 9 10 1 0 0 0 1
D3,5
N 45000 44800 45000 44400 4
N 45000 45700 45000 46300 4
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment