Created
May 9, 2019 08:59
-
-
Save cyring/4e9c13084f78d6515d4063171ecd230a to your computer and use it in GitHub Desktop.
Intel i7-2710QE [SandyBridge]
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| CoreFreq version 1.50.2 |
System Information
Processor [Intel(R) Core(TM) i7-2710QE CPU @ 2.10GHz]
|- Architecture [SandyBridge]
|- Vendor ID [GenuineIntel]
|- Microcode [ 38]
|- Signature [ 06_2A]
|- Stepping [ 7]
|- Online CPU [ 8/8 ]
|- Base Clock [100.00]
|- Frequency (MHz) Ratio
Min 800.01 [ 8 ]
Max 2100.03 [ 21 ]
|- Factory [100.00]
2100 [ 21 ]
|- Performance
|- OSPM
TGT 3000.04 < 30 >
|- Turbo Boost [ LOCK]
1C 3000.04 [ 30 ]
2C 2900.04 [ 29 ]
3C 2700.04 [ 27 ]
4C 2700.04 [ 27 ]
|- Uncore [ LOCK]
Min 800.01 [ 8 ]
Max 2100.03 [ 21 ]
|- TDP Level [ 0:0 ]
|- Programmable [UNLOCK]
|- Configuration [ LOCK]
|- Turbo Activation [ LOCK]
Instruction Set Extensions
|- 3DNow!/Ext [N,N] ADX [N] AES [Y] AVX/AVX2 [Y/N]
|- AVX-512 [N] BMI1/BMI2 [N/N] CLFSH [Y] CMOV [Y]
|- CMPXCH8 [Y] CMPXCH16 [Y] F16C [N] FPU [Y]
|- FXSR [Y] LAHF/SAHF [Y] MMX/Ext [Y/N] MONITOR [Y]
|- MOVBE [N] MPX [N] PCLMULDQ [Y] POPCNT [Y]
|- RDRAND [N] RDSEED [N] RDTSCP [Y] SEP [Y]
|- SGX [N] SSE [Y] SSE2 [Y] SSE3 [Y]
|- SSSE3 [Y] SSE4.1/4A [Y/N] SSE4.2 [Y] SYSCALL [Y]
Features
|- 1 GB Pages Support 1GB-PAGES [Missing]
|- Advanced Configuration & Power Interface ACPI [Present]
|- Advanced Programmable Interrupt Controller APIC [Present]
|- Core Multi-Processing CMP Legacy [Missing]
|- L1 Data Cache Context ID CNXT-ID [Missing]
|- Direct Cache Access DCA [Missing]
|- Debugging Extension DE [Present]
|- Debug Store & Precise Event Based Sampling DS, PEBS [Present]
|- CPL Qualified Debug Store DS-CPL [Present]
|- 64-Bit Debug Store DTES64 [Present]
|- Fast-String Operation Fast-Strings [Missing]
|- Fused Multiply Add FMA|FMA4 [Missing]
|- Hardware Lock Elision HLE [Missing]
|- Long Mode 64 bits IA64|LM [Present]
|- LightWeight Profiling LWP [Missing]
|- Machine-Check Architecture MCA [Present]
|- Model Specific Registers MSR [Present]
|- Memory Type Range Registers MTRR [Present]
|- OS-Enabled Ext. State Management OSXSAVE [Present]
|- Physical Address Extension PAE [Present]
|- Page Attribute Table PAT [Present]
|- Pending Break Enable PBE [Present]
|- Process Context Identifiers PCID [Present]
|- Perfmon and Debug Capability PDCM [Present]
|- Page Global Enable PGE [Present]
|- Page Size Extension PSE [Present]
|- 36-bit Page Size Extension PSE36 [Present]
|- Processor Serial Number PSN [Missing]
|- Restricted Transactional Memory RTM [Missing]
|- Safer Mode Extensions SMX [Present]
|- Self-Snoop SS [Present]
|- Time Stamp Counter TSC [Invariant]
|- Time Stamp Counter Deadline TSC-DEADLINE [Present]
|- Virtual Mode Extension VME [Present]
|- Virtual Machine Extensions VMX [Present]
|- Extended xAPIC Support x2APIC [ x2APIC]
|- Execution Disable Bit Support XD-Bit [Present]
|- XSAVE/XSTOR States XSAVE [Present]
|- xTPR Update Control xTPR [Present]
Technologies
|- System Management Mode SMM-Dual [ ON]
|- Hyper-Threading HTT [ ON]
|- SpeedStep EIST < ON>
|- Dynamic Acceleration IDA [ ON]
|- Turbo Boost TURBO < ON>
|- Virtualization VMX [ ON]
|- I/O MMU VT-d [ ON]
|- Hypervisor [OFF]
Performance Monitoring
|- Version PM [ 3]
|- Counters: General Fixed
| 4 x 48 bits 3 x 48 bits
|- Enhanced Halt State C1E <OFF>
|- C1 Auto Demotion C1A < ON>
|- C3 Auto Demotion C3A < ON>
|- C1 UnDemotion C1U < ON>
|- C3 UnDemotion C3U < ON>
|- Frequency ID control FID [OFF]
|- Voltage ID control VID [OFF]
|- P-State Hardware Coordination Feedback MPERF/APERF [ ON]
|- Hardware-Controlled Performance States HWP [OFF]
|- Hardware Duty Cycling HDC [OFF]
|- Package C-State
|- Configuration Control CONFIG [ LOCK]
|- Lowest C-State LIMIT [ 7]
|- I/O MWAIT Redirection IOMWAIT [ Enable]
|- Max C-State Inclusion RANGE [ 7]
|- MWAIT States: C0 C1 C2 C3 C4 C5 C6 C7
| 0 2 1 1 2 0 0 0
|- Core Cycles [Present]
|- Instructions Retired [Present]
|- Reference Cycles [Present]
|- Last Level Cache References [Present]
|- Last Level Cache Misses [Present]
|- Branch Instructions Retired [Present]
|- Branch Mispredicts Retired [Present]
Power & Thermal
|- Clock Modulation ODCM <Disable>
|- DutyCycle [ 0.00%]
|- Power Management PWR MGMT [ LOCK]
|- Energy Policy Bias Hint < 0>
|- Energy Policy HWP EPP [ 0]
|- Junction Temperature TjMax [ 0:100]
|- Digital Thermal Sensor DTS [Present]
|- Power Limit Notification PLN [Present]
|- Package Thermal Management PTM [Present]
|- Thermal Monitor 1 TM1|TTP [ Enable]
|- Thermal Monitor 2 TM2|HTC [Present]
|- Units
|- Power watt [ 0.125000000]
|- Energy joule [ 0.000015259]
|- Window second [ 0.000976562]
Topology
CPU Pkg Apic Core Thread Caches (w)rite-Back (i)nclusive
# ID ID ID ID L1-Inst Way L1-Data Way L2 Way L3 Way
00: BSP 0 0 0 32768 8 32768 8 262144 8 6291456 12 i
01: 0 2 1 0 32768 8 32768 8 262144 8 6291456 12 i
02: 0 4 2 0 32768 8 32768 8 262144 8 6291456 12 i
03: 0 6 3 0 32768 8 32768 8 262144 8 6291456 12 i
04: 0 1 0 1 32768 8 32768 8 262144 8 6291456 12 i
05: 0 3 1 1 32768 8 32768 8 262144 8 6291456 12 i
06: 0 5 2 1 32768 8 32768 8 262144 8 6291456 12 i
07: 0 7 3 1 32768 8 32768 8 262144 8 6291456 12 i
Memory Controller
System Registers
CPU FLAG TF IF IOPL NT RF VM AC VIF VIP ID CR3: PWT PCD
#0 0 0 0 0 0 0 0 0 0 0 0 0
#1 0 0 0 0 0 0 0 0 0 0 0 0
#2 0 0 0 0 0 0 0 0 0 0 0 0
#3 0 0 0 0 0 0 0 0 0 0 0 0
#4 0 0 0 0 0 0 0 0 0 0 0 0
#5 0 0 0 0 0 0 0 0 0 0 0 0
#6 0 0 0 0 0 0 0 0 0 0 0 0
#7 0 0 0 0 0 0 0 0 0 0 0 0
CR0: PE MP EM TS ET NE WP AM NW CD PG CR4: VME PVI TSD DE
#0 1 1 0 0 1 1 1 1 0 0 1 0 0 0 0
#1 1 1 0 0 1 1 1 1 0 0 1 0 0 0 0
#2 1 1 0 0 1 1 1 1 0 0 1 0 0 0 0
#3 1 1 0 0 1 1 1 1 0 0 1 0 0 0 0
#4 1 1 0 0 1 1 1 1 0 0 1 0 0 0 0
#5 1 1 0 0 1 1 1 1 0 0 1 0 0 0 0
#6 1 1 0 0 1 1 1 1 0 0 1 0 0 0 0
#7 1 1 0 0 1 1 1 1 0 0 1 0 0 0 0
CR4: PSE PAE MCE PGE PCE FX XMM UMIP VMX SMX FS PCID SAV SME SMA PKE
#0 1 1 1 1 0 1 1 0 0 0 0 1 1 0 0 0
#1 0 1 1 1 0 1 1 0 0 0 0 1 1 0 0 0
#2 0 1 1 1 0 1 1 0 0 0 0 1 1 0 0 0
#3 0 1 1 1 0 1 1 0 0 0 0 1 1 0 0 0
#4 0 1 1 1 0 1 1 0 0 0 0 1 1 0 0 0
#5 0 1 1 1 0 1 1 0 0 0 0 1 1 0 0 0
#6 0 1 1 1 0 1 1 0 0 0 0 1 1 0 0 0
#7 0 1 1 1 0 1 1 0 0 0 0 1 1 0 0 0
EFCR LCK VMX^SGX [SENTER] [ SGX ] LMC EFER SCE LME LMA NXE SVM
#0 1 0 1 0 0 0 0 0 1 1 1 1 0
#1 1 0 1 0 0 0 0 0 1 1 1 1 0
#2 1 0 1 0 0 0 0 0 1 1 1 1 0
#3 1 0 1 0 0 0 0 0 1 1 1 1 0
#4 1 0 1 0 0 0 0 0 1 1 1 1 0
#5 1 0 1 0 0 0 0 0 1 1 1 1 0
#6 1 0 1 0 0 0 0 0 1 1 1 1 0
#7 1 0 1 0 0 0 0 0 1 1 1 1 0
C-States
Core C-States
Package C-States
Dashboard
IPC
CPU-Idle Kernel Driver
C7
C6
C3
C1
POLL
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Power & Energy consumed
Idle
Turbo 1 Core
Turbo all Cores
Conic Compute
