Skip to content

Instantly share code, notes, and snippets.

@cyring

cyring/gist:c13ff122c2c713a15bb5b1d2983cd0b5

Created March 8, 2024 08:58
Show Gist options
  • Save cyring/c13ff122c2c713a15bb5b1d2983cd0b5 to your computer and use it in GitHub Desktop.
Save cyring/c13ff122c2c713a15bb5b1d2983cd0b5 to your computer and use it in GitHub Desktop.
Download ZIP
AMD Ryzen 5 3600 6-Core Processor
@cyring
Copy link
Author

cyring commented Mar 8, 2024 

Processor                                    [AMD Ryzen 5 3600 6-Core Processor]
|- Architecture                                                   [Zen2/Matisse]
|- Vendor ID                                                      [AuthenticAMD]
|- Firmware                                                         [ 46.67.0-2]
|- Microcode                                                        [0x08701021]
|- Signature                                                           [  8F_71]
|- Stepping                                                            [      0]
|- Online CPU                                                          [ 12/ 12]
|- Base Clock                                                          [ 99.998]
|- Frequency            (MHz)                      Ratio                        
                 Min   2199.97                    <  22 >                       
                 Max   3599.94                    <  36 >                       
|- Factory                                                             [100.000]
                       3600                       [  36 ]                       
|- Performance                                                                  
   |- P-State                                                                   
                 TGT   3599.94                    <  36 >                       
   |- CPPC                                                                      
                 Min    499.99                    <   5 >                       
                 Max   4199.93                    <  42 >                       
                 TGT    699.99                    <   7 >                       
|- Turbo Boost                                                         [ UNLOCK]
                 XFR   4199.93                    [  42 ]                       
                 CPB   4199.93                    [  42 ]                       
                  1C   2799.96                    <  28 >                       
                  2C   2199.97                    <  22 >                       
|- Uncore                                                              [   LOCK]
                 CLK   1299.98                    [  13 ]                       
                 MEM   3999.94                    [  40 ]                       
                                                                                
Instruction Set Extensions                                                      
|- 3DNow!/Ext [N/N]          ADX [Y]          AES [Y]  AVX/AVX2 [Y/Y] 
|- AVX512-F     [N]    AVX512-DQ [N]  AVX512-IFMA [N]   AVX512-PF [N] 
|- AVX512-ER    [N]    AVX512-CD [N]    AVX512-BW [N]   AVX512-VL [N] 
|- AVX512-VBMI  [N] AVX512-VBMI2 [N]  AVX512-VNNI [N]  AVX512-ALG [N] 
|- AVX512-VPOP  [N] AVX512-VNNIW [N] AVX512-FMAPS [N] AVX512-VP2I [N] 
|- AVX512-BF16  [N] AVX-VNNI-VEX [N]    AVX-FP128 [N]   AVX-FP256 [Y] 
|- BMI1/BMI2  [Y/Y]         CLWB [Y]      CLFLUSH [Y] CLFLUSH-OPT [Y] 
|- CLAC-STAC    [Y]         CMOV [Y]    CMPXCHG8B [Y]  CMPXCHG16B [Y] 
|- F16C         [Y]          FPU [Y]         FXSR [Y]   LAHF-SAHF [Y] 
|- MMX/Ext    [Y/Y] MON/MWAITX [Y/Y]        MOVBE [Y]   PCLMULQDQ [Y] 
|- POPCNT       [Y]       RDRAND [Y]       RDSEED [Y]      RDTSCP [Y] 
|- SEP          [Y]          SHA [Y]          SSE [Y]        SSE2 [Y] 
|- SSE3         [Y]        SSSE3 [Y]  SSE4.1/4A [Y/Y]      SSE4.2 [Y] 
|- SERIALIZE    [N]      SYSCALL [Y]        RDPID [Y]        UMIP [Y] 
|- VAES         [N]   VPCLMULQDQ [N]   PREFETCH/W [Y]       LZCNT [Y] 
                                                                                
Features                                                                        
|- 1 GB Pages Support                                      1GB-PAGES   [Capable]
|- 100 MHz multiplier Control                            100MHzSteps   [Missing]
|- Advanced Configuration & Power Interface                     ACPI   [Capable]
|- Advanced Programmable Interrupt Controller                   APIC   [Capable]
|- Advanced Virtual Interrupt Controller                        AVIC   [Capable]
|- APIC Timer Invariance                                        ARAT   [Capable]
|- LOCK prefix to read CR8                                    AltMov   [Capable]
|- Clear Zero Instruction                                     CLZERO   [Capable]
|- Core Multi-Processing                                  CMP Legacy   [Capable]
|- L1 Data Cache Context ID                                  CNXT-ID   [Missing]
|- Collaborative Processor Performance Control                  CPPC   [Capable]
|- Direct Cache Access                                           DCA   [Missing]
|- Debugging Extension                                            DE   [Capable]
|- Debug Store & Precise Event Based Sampling               DS, PEBS   [Missing]
|- CPL Qualified Debug Store                                  DS-CPL   [Missing]
|- 64-Bit Debug Store                                         DTES64   [Missing]
|- Fast Short REP MOVSB                                         FSRM   [Missing]
|- Fast-String Operation                                        ERMS   [Missing]
|- Fused Multiply Add                                           FMA4   [Missing]
|- Fused Multiply Add                                            FMA   [Capable]
|- Hardware Lock Elision                                         HLE   [Missing]
|- Hyper-Threading Technology                                    HTT   [Capable]
|- Hardware P-state control                                      HwP   [Capable]
|- Instruction Based Sampling                                    IBS   [Capable]
|- Instruction INVLPGB                                       INVLPGB   [Missing]
|- Instruction INVPCID                                       INVPCID   [Missing]
|- Long Mode 64 bits                                       IA64 | LM   [Capable]
|- LightWeight Profiling                                         LWP   [Missing]
|- Memory Bandwidth Enforcement                                  MBE   [Capable]
|- Machine-Check Architecture                                    MCA   [Capable]
|- Instruction MCOMMIT                                       MCOMMIT   [Missing]
|- Model Specific Registers                                      MSR   [Capable]
|- Memory Type Range Registers                                  MTRR   [Capable]
|- No-Execute Page Protection                                     NX   [Capable]
|- OS-Enabled Ext. State Management                          OSXSAVE   [Capable]
|- OS Visible Work-around                                       OSVW   [Capable]
|- Physical Address Extension                                    PAE   [Capable]
|- Page Attribute Table                                          PAT   [Capable]
|- Pending Break Enable                                          PBE   [Missing]
|- Process Context Identifiers                                  PCID   [Missing]
|- Perfmon and Debug Capability                                 PDCM   [Missing]
|- Page Global Enable                                            PGE   [Capable]
|- Page Size Extension                                           PSE   [Capable]
|- 36-bit Page Size Extension                                  PSE36   [Capable]
|- Processor Serial Number                                       PSN   [Missing]
|- Resource Director Technology/PQE                            RDT-A   [Capable]
|- Resource Director Technology/PQM                            RDT-M   [Capable]
|- Read Processor Register at User level                       RDPRU   [Capable]
|- Restricted Transactional Memory                               RTM   [Missing]
|- Safer Mode Extensions                                         SMX   [Missing]
|- Self-Snoop                                                     SS   [Missing]
|- Supervisor-Mode Access Prevention                            SMAP   [Capable]
|- Supervisor-Mode Execution Prevention                         SMEP   [Capable]
|- Trailing Bit Manipulation                                     TBM   [Missing]
|- Translation Cache Extension                                   TCE   [Capable]
|- Time Stamp Counter                                            TSC [Invariant]
|- Time Stamp Counter Deadline                          TSC-DEADLINE   [Missing]
|- TSX Force Abort MSR Register                            TSX-ABORT   [Missing]
|- TSX Suspend Load Address Tracking                       TSX-LDTRK   [Missing]
|- User-Mode Instruction Prevention                             UMIP   [Capable]
|- Virtual Mode Extension                                        VME   [Capable]
|- Virtual Machine Extensions                                    VMX   [Missing]
|- Write Back & Do Not Invalidate Cache                     WBNOINVD   [Capable]
|- Extended xAPIC Support                                     x2APIC   [  xAPIC]
|- AVIC controller for x2APIC                                 x2AVIC   [Missing]
|- XSAVE/XSTOR States                                          XSAVE   [Capable]
|- xTPR Update Control                                          xTPR   [Missing]
|- Extended Operation Support                                    XOP   [Missing]
Mitigation mechanisms                                                           
|- Indirect Branch Restricted Speculation                       IBRS   [ Unable]
   |- IBRS Always-On preferred by processor                            [ Unable]
   |- IBRS preferred over software solution                            [Capable]
   |- IBRS provides same speculation limits                            [Capable]
|- Indirect Branch Prediction Barrier                           IBPB   [Capable]
|- Single Thread Indirect Branch Predictor                     STIBP   [ Enable]
|- Speculative Store Bypass Disable                             SSBD   [Capable]
   |- SSBD use VIRT_SPEC_CTRL register                                 [ Unable]
   |- SSBD not needed on this processor                                [ Unable]
|- No Branch Type Confusion                                   BTC_NO   [ Unable]
|- BTC on Non-Branch instruction                            BTC-NOBR   [ Enable]
|- Limited Early Redirect Window                            AGENPICK   [Disable]
|- Arch - No Fast Predictive Store Forwarding                   PSFD   [ Unable]
|- Arch - Enhanced Predictive Store Forwarding                  EPSF   [Missing]
|- Arch - Cross Processor Information Leak                XPROC_LEAK   [ Enable]
Security Features                                                               
|- CET Shadow Stack features                                  CET-SS   [Missing]
|- Secure Init and Jump with Attestation                      SKINIT   [Capable]
|- Secure Encrypted Virtualization                               SEV   [Capable]
|- SEV - Encrypted State                                      SEV-ES   [Capable]
|- SEV - Secure Nested Paging                                SEV-SNP   [Missing]
|- Guest Mode Execute Trap                                      GMET   [Capable]
|- Supervisor Shadow Stack                                       SSS   [Missing]
|- VM Permission Levels                                         VMPL   [Missing]
|- VMPL Supervisor Shadow Stack                             VMPL-SSS   [Missing]
|- Secure Memory Encryption                                      SME   [Capable]
|- Transparent SME                                              TSME   [Disable]
|- Secure Multi-Key Memory Encryption                         SME-MK   [Missing]
|- DRAM Data Scrambling                                    Scrambler   [ Enable]
                                                                                
Technologies                                                                    
|- Instruction Cache Unit                                                       
   |- L1 IP Prefetcher                                          L1 HW IP   < ON>
|- Data Cache Unit                                                              
   |- L1 Prefetcher                                                L1 HW   < ON>
|- Cache Prefetchers                                                            
   |- L2 Prefetcher                                                L2 HW   < ON>
   |- L1 Stride Prefetcher                                     L1 Stride   <OFF>
   |- L1 Region Prefetcher                                     L1 Region   <OFF>
   |- L1 Burst Prefetch Mode                                    L1 Burst   <OFF>
   |- L2 Stream HW Prefetcher                                  L2 Stream   <OFF>
   |- L2 Up/Down Prefetcher                                   L2 Up/Down   <OFF>
|- System Management Mode                                       SMM-Lock   [ ON]
|- Simultaneous Multithreading                                       SMT   [ ON]
|- PowerNow!                                                         CnQ   [ ON]
|- Core C-States                                                     CCx   [ ON]
|- Core Performance Boost                                            CPB   < ON>
|- Watchdog Timer                                                    WDT   < ON>
|- Virtualization                                                    SVM   [ ON]
   |- I/O MMU                                                      AMD-V   [ ON]
   |- Version                                                     [         0.1]
   |- Hypervisor                                                           [OFF]
   |- Vendor ID                                                   [         N/A]
                                                                                
Performance Monitoring                                                          
|- Version                                                        PM       [  1]
|- Counters:          General                   Fixed                           
|           {  6,  6,  4 } x 48 bits            3 x 64 bits                     
|- Enhanced Halt State                                           C1E       <OFF>
|- C2 UnDemotion                                                 C2U       <OFF>
|- C3 UnDemotion                                                 C3U       < ON>
|- Core C6 State                                                 CC6       < ON>
|- Package C6 State                                              PC6       < ON>
|- Legacy Frequency ID control                                   FID       [OFF]
|- Legacy Voltage ID control                                     VID       [OFF]
|- P-State Hardware Coordination Feedback                MPERF/APERF       [ ON]
|- Core C-States                                                                
   |- C-States Base Address                                      BAR   [ 0x413 ]
|- ACPI Processor C-States                                      _CST   [      2]
|- MONITOR/MWAIT                                                                
   |- State index:    #0    #1    #2    #3    #4    #5    #6    #7              
   |- Sub C-State:     1     1     0     0     0     0     0     0              
   |- Monitor-Mwait Extensions                                   EMX   [Capable]
   |- Interrupt Break-Event                                      IBE   [Capable]
|- Core Cycles                                                         [Capable]
|- Instructions Retired                                                [Capable]
|- Reference Cycles                                                    [Capable]
|- Last Level Cache References                                         [Capable]
|- Global Time Stamp Counter                                           [Missing]
|- Data Fabric Performance Counter                                     [Capable]
|- Core Performance Counter                                            [Capable]
|- Processor Performance Control                                _PCT   [ Enable]
|- Performance Supported States                                 _PSS   [      3]
|- Performance Present Capabilities                             _PPC   [      0]
|- Continuous Performance Control                               _CPC   [ Enable]
                                                                                
Power, Current & Thermal                                                        
|- Temperature Offset:Junction                                 TjMax [ 49: 95 C]
|- CPPC Energy Preference                                        EPP   [Missing]
|- Digital Thermal Sensor                                        DTS   [Capable]
|- Power Limit Notification                                      PLN   [Missing]
|- Package Thermal Management                                    PTM   [Missing]
|- Thermal Monitor 1                                             TTP   [ Enable]
|- Thermal Monitor 2                                             HTC   [ Enable]
|- Thermal Design Power                                          TDP   [   65 W]
   |- Minimum Power                                              Min   [   65 W]
   |- Maximum Power                                              Max   [   65 W]
|- Thermal Design Power                                      Package   < Enable>
   |- Power Limit                                                PL1   <   88 W>
   |- Time Window                                                TW1   <   0 ns>
   |- Power Limit                                                PL2   < 1000 W>
   |- Time Window                                                TW2   <   0 ns>
|- Thermal Design Power                                         Core   [Disable]
   |- Power Limit                                                PL1   [    0 W]
   |- Time Window                                                TW1   [   0 ns]
|- Thermal Design Power                                       Uncore   [Disable]
   |- Power Limit                                                PL1   [    0 W]
   |- Time Window                                                TW1   [   0 ns]
|- Thermal Design Power                                         DRAM   [Disable]
   |- Power Limit                                                PL1   [    0 W]
   |- Time Window                                                TW1   [   0 ns]
|- Thermal Design Power                                     Platform   [Disable]
   |- Power Limit                                                PL1   [    0 W]
   |- Time Window                                                TW1   [   0 ns]
   |- Power Limit                                                PL2   [    0 W]
   |- Time Window                                                TW2   [   0 ns]
|- Package Power Tracking                                        PPT   [   88 W]
|- Electrical Design Current                                     EDC   [   88 A]
|- Thermal Design Current                                        TDC   [   60 A]
|- Core Thermal Point                                                           
|- Package Thermal Point                                                        
   |- Thermal Monitor Trip                                     Limit   [  115 C]
   |- HTC Temperature Limit                                    Limit   [  127 C]
   |- HTC Temperature Hysteresis                           Threshold   [    2 C]
|- Units                                                                        
   |- Power                                               watt   [  0.125000000]
   |- Energy                                             joule   [  0.000015259]
   |- Window                                            second   [  0.000976562]
CPU Pkg  Apic  Core/Thread  Caches      (w)rite-Back (i)nclusive              
 #   ID   ID CCD CCX ID/ID L1-Inst Way  L1-Data Way      L2  Way      L3  Way 
000:BSP    0   0  0   0  0      32  8        32  8       512  8 i   32768 16w 
001:  0    2   0  0   1  0      32  8        32  8       512  8 i   32768 16w 
002:  0    4   0  0   2  0      32  8        32  8       512  8 i   32768 16w 
003:  0    8   0  1   4  0      32  8        32  8       512  8 i   32768 16w 
004:  0   10   0  1   5  0      32  8        32  8       512  8 i   32768 16w 
005:  0   12   0  1   6  0      32  8        32  8       512  8 i   32768 16w 
006:  0    1   0  0   0  1      32  8        32  8       512  8 i   32768 16w 
007:  0    3   0  0   1  1      32  8        32  8       512  8 i   32768 16w 
008:  0    5   0  0   2  1      32  8        32  8       512  8 i   32768 16w 
009:  0    9   0  1   4  1      32  8        32  8       512  8 i   32768 16w 
010:  0   11   0  1   5  1      32  8        32  8       512  8 i   32768 16w 
011:  0   13   0  1   6  1      32  8        32  8       512  8 i   32768 16w 
                              Zen UMC  [1440]                              
Controller #0                                                Dual Channel  
 Bus Rate  1333 MHz       Bus Speed 1333 MHz           DDR4 Speed 2666 MT/s
                                                                           
 Cha   CL  RCDr RCDw  RP  RAS   RC  RRDs RRDl FAW  WTRs WTRl  WR  clRR clWW
  #0   20   19   19   19   43   62    5    7   28    4   10   20    4    4 
  #1   20   19   19   19   43   62    4    7   28    4   10   20    4    4 
      CWL  RTP RdWr WrRd scWW sdWW ddWW scRR sdRR ddRR drRR drWW drWR drRRD
  #0   16   10   11    1    1    7    7    1    5    5    0    0    0    0 
  #1   16   10   11    1    1    7    7    1    5    5    0    0    0    0 
      REFI RFC1 RFC2 RFC4 RCPB RPPB  BGS:Alt  Ban  Page  CKE  CMD  GDM  ECC
  #0 10400  467  347  214   0    0   OFF  ON  R1W1   0    7   1T    ON   1 
  #1 10400  467  347  214   0    0   OFF  ON  R1W1   0    7   1T    ON   1 
      MRD:PDA   MOD:PDA  WRMPR STAG PDM RDDATA WRD  WRL  RDL  XS   XP CPDED
  #0    8  16    24  24    24  156 0:F:0   15   2   11   24  480    8    4 
  #1    8  16    24  24    24  156 0:F:0   15   2   11   24  480    8    4 
                                                                           
 DIMM Geometry for channel #0                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0    16    2     65536      1024          16384 9965745-002.A00G   
       #1    16    2     65536      1024          16384 9965745-002.A00G   
 DIMM Geometry for channel #1                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0    16    2     65536      1024          16384 9965745-002.A00G   
       #1    16    2     65536      1024          16384 9965745-002.A00G   
Linux:                                                                          
|- Release                                                       [6.1.74-Unraid]
|- Version                 [#1 SMP PREEMPT_DYNAMIC Fri Feb  2 11:06:32 PST 2024]
|- Machine                                                              [x86_64]
Memory:                                                                         
|- Total RAM                                                         65753516 KB
|- Shared RAM                                                         1507960 KB
|- Free RAM                                                          30735352 KB
|- Buffer RAM                                                           12936 KB
|- Total High                                                               0 KB
|- Free High                                                                0 KB
Clock Source                                                  <             tsc>
CPU-Freq driver                                               [      amd-pstate]
Governor                                                      [    conservative]
CPU-Idle driver                                               [       acpi_idle]
|- Idle Limit                                                 [              C2]
   |- State        POLL      C1      C2                                         
   |-           CPUIDLE ACPI FF ACPI IO                                         
   |- Power          -1       0       0                                         
   |- Latency         0       1      18                                         
   |- Residency       0       2      36                                         
|- Collaborative Processor Performance Control                  CPPC       <FMW>
   |- Capabilities     Lowest      Efficient     Guaranteed        Highest      
   |- CPU #0     499.99 (  5)  3599.94 ( 36)  3199.95 ( 32)  4199.93 ( 42)      
   |- CPU #1     499.99 (  5)  3599.94 ( 36)  3199.95 ( 32)  4099.93 ( 41)      
   |- CPU #2     499.99 (  5)  3599.96 ( 36)  3199.96 ( 32)  4199.95 ( 42)      
   |- CPU #3     499.99 (  5)  3599.96 ( 36)  3199.96 ( 32)  3899.96 ( 39)      
   |- CPU #4     499.99 (  5)  3599.96 ( 36)  3199.97 ( 32)  3999.96 ( 40)      
   |- CPU #5     499.99 (  5)  3599.96 ( 36)  3199.97 ( 32)  3699.96 ( 37)      
   |- CPU #6     499.99 (  5)  3599.95 ( 36)  3199.96 ( 32)  4199.95 ( 42)      
   |- CPU #7     500.00 (  5)  3599.97 ( 36)  3199.97 ( 32)  4099.97 ( 41)      
   |- CPU #8     499.99 (  5)  3599.94 ( 36)  3199.94 ( 32)  4199.92 ( 42)      
   |- CPU #9     499.99 (  5)  3599.96 ( 36)  3199.97 ( 32)  3899.96 ( 39)      
   |- CPU #10    499.99 (  5)  3599.96 ( 36)  3199.96 ( 32)  3999.96 ( 40)      
   |- CPU #11    499.99 (  5)  3599.96 ( 36)  3199.97 ( 32)  3699.96 ( 37)      
CPU Freq(MHz) VID  Vcore  TMP(C)    Accumulator       Energy(J)     Power(W)
000  290.89    26  1.3875   61  000000000000113610    1.733551025   1.733551025
001  269.10    26  1.3875   61  000000000000106919    1.631454468   1.631454468
002  282.26    26  1.3875   61  000000000000108465    1.655044556   1.655044556
003  580.83    26  1.3875   61  000000000000170340    2.599182129   2.599182129
004  607.40    26  1.3875   61  000000000000166934    2.547210693   2.547210693
005 1466.65    26  1.3875   61  000000000000535736    8.174682617   8.174682617
006  330.75    26  1.3875   61  000000000000000000    0.000000000   0.000000000
007  291.73    26  1.3875   61  000000000000000000    0.000000000   0.000000000
008  299.79    26  1.3875   61  000000000000000000    0.000000000   0.000000000
009  586.54    26  1.3875   61  000000000000000000    0.000000000   0.000000000
010  593.17    26  1.3875   61  000000000000000000    0.000000000   0.000000000
011 3490.35    26  1.3875   61  000000000000000000    0.000000000   0.000000000

             Package[0]    Cores         Uncore        Memory        Platform
Energy(J):  39.734359741  18.341125488   9.294357300   0.000000000   0.000000000
Power(W) :  39.734359741  18.341125488   9.294357300   0.000000000   0.000000000

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment