Created
February 22, 2023 17:38
-
-
Save cyring/cf6f2f21c30763dc97e88b8b3d118d7f to your computer and use it in GitHub Desktop.
12th Gen Intel(R) Core(TM) i7-12700H
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Core i7-12700H |
Memory Controller
Version 1.98.1
Intel ADL PCH-P [5182]
Controller #0 Dual Channel
Bus Rate 2400 MHz Bus Speed 2389 MHz DDR5 Speed 4778 MT/s
Cha CL RCDr RCDw RP RAS RRDs RRDl FAW WR RTPr WTPr CWL CKE CMD
#0 40 40 40 40 76 8 12 32 71 17 117 38 18 2T
#1 40 40 40 40 76 8 12 32 71 17 117 38 18 2T
sgRR dgRR drRR ddRR sgRW dgRW drRW ddRW sgWR dgWR drWR ddWR
#0 12 8 14 14 18 18 20 22 72 54 12 12
#1 12 8 14 14 18 18 20 22 72 54 12 12
sgWW dgWW drWW ddWW REFI RFC XS XP CPDED GEAR ECC
#0 26 8 14 14 4680 383 706 18 12 2 0
#1 26 8 14 14 4680 383 706 18 12 2 0
DIMM Geometry for channel #0
Slot Bank Rank Rows Columns Memory Size (MB)
#0 16 1 131072 1024 16384 PSD516G480081S
DIMM Geometry for channel #1
Slot Bank Rank Rows Columns Memory Size (MB)
#0
Controller #1 Dual Channel
Bus Rate 2400 MHz Bus Speed 2389 MHz DDR5 Speed 4778 MT/s
Cha CL RCDr RCDw RP RAS RRDs RRDl FAW WR RTPr WTPr CWL CKE CMD
#0 40 40 40 40 76 8 12 32 71 17 117 38 18 2T
#1 40 40 40 40 76 8 12 32 71 17 117 38 18 2T
sgRR dgRR drRR ddRR sgRW dgRW drRW ddRW sgWR dgWR drWR ddWR
#0 12 8 14 14 18 18 20 22 72 54 12 12
#1 12 8 14 14 18 18 20 22 72 54 12 12
sgWW dgWW drWW ddWW REFI RFC XS XP CPDED GEAR ECC
#0 26 8 14 14 4680 383 706 18 12 2 0
#1 26 8 14 14 4680 383 706 18 12 2 0
DIMM Geometry for channel #0
Slot Bank Rank Rows Columns Memory Size (MB)
#0 16 1 131072 1024 16384 PSD516G480081S
DIMM Geometry for channel #1
Slot Bank Rank Rows Columns Memory Size (MB)
#0
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
System Information