Created
July 11, 2026 04:45
-
-
Save dsebastian-arista/2ce324f31c4f09e71595e857983e2a89 to your computer and use it in GitHub Desktop.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Test: csig_l2unicast_into_vxlan | |
| Date: Fri Jul 10 10:25:53 AM UTC 2026 | |
| FPGA_VERSION: 106.1 | |
| Bit: /persist2/releases/hw.pp.rel106.1/hello_pp-vpk180-rel106.1.pdi | |
| ======================================== | |
| === FPGA PROGRAMMING (version 106.1) | |
| ======================================== | |
| # ------------------------------------------------------------------------------ | |
| # Maggie testing application | |
| # - FPGA Programming In Progress : /persist2/releases/hw.pp.rel106.1/hello_pp-vpk180-rel106.1.pdi | |
| # - FPGA Programming Complete | |
| # - IIC : Port opened on ftdi://ftdi:4232:P1ABSDE36/2 to DEVICEID 0x58 at 1000.0kHz | |
| # - PCIE : Port opened on 0000:21:00.0 | |
| # - QSPI : Detected Micron manufacturer ID: 0x20 Device ID: 0xbb21 | |
| # - UART : Port opened on ftdi://ftdi:4232:P1ABSDE36/3 at 115200 baud | |
| FPGA programmed OK (78s) | |
| ======================================== | |
| === TEST RUN | |
| ======================================== | |
| [run_tests] run tmpdir: /tmp/platform-test_fguwkahl | |
| [run_tests] cpus=24 sem limits: SEMMSL=32000 SEMMNS=1024000000 SEMOPM=500 SEMMNI=32000 | |
| PYTHONPATH=/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test:/home/dsebastian/workspace/aif/platform-test/prebuilt:/home/dsebastian/workspace/aif/platform-test:/home/dsebastian/workspace/aif/platform-test/submodules/sys-sw/install/python:/home/dsebastian/workspace/aif/platform-test/submodules/sys-sw/paris-driver/src/Common/testlib:/home/dsebastian/workspace/aif/platform-test/prebuilt/gen-py/aswitch:/home/dsebastian/workspace/aif/platform-test/prebuilt/gen-py/bm_runtime:/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/submodules/behavioral-model/targets/a1na_switch:/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/submodules/behavioral-model/tools | |
| LD_LIBRARY_PATH=/home/dsebastian/workspace/aif/platform-test/submodules/sys-sw/install/lib | |
| A1_PLATFORM=fpga | |
| A1_SYS_SW_PATH=/home/dsebastian/workspace/aif/platform-test/submodules/sys-sw | |
| A1NA_SWITCH=/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/submodules/behavioral-model/build-p4p/targets/a1na_switch/a1na_switch | |
| ASAN_OPTIONS=verify_asan_link_order=0:detect_leaks=0:intercept_throw=0 | |
| CRYPTOGRAPHY_OPENSSL_NO_LEGACY=1 | |
| [csig_l2unicast_into_vxlan.py] [devicelib] PRISM_SHM_ROOT=/tmp/platform-test_fguwkahl/csig_l2unicast_into_vxlan.py/prism pid=1068447 | |
| [csig_l2unicast_into_vxlan.py] | |
| [csig_l2unicast_into_vxlan.py] --- SDK version --- | |
| [csig_l2unicast_into_vxlan.py] {"a1-silicon": "a1_main_regr_07_03_26_v1", "p4-programs-build": "a2pp-2026-0619", "platform": "fpga"} | |
| [csig_l2unicast_into_vxlan.py] | |
| [csig_l2unicast_into_vxlan.py] | |
| [csig_l2unicast_into_vxlan.py] --- Kernel module setup --- | |
| [csig_l2unicast_into_vxlan.py] Found FPGA at 0000:21:00.0 | |
| [csig_l2unicast_into_vxlan.py] Loading /home/dsebastian/workspace/aif/platform-test/submodules/sys-sw/build/paris-driver/src/KernelModule/paris_dev.ko ... | |
| [csig_l2unicast_into_vxlan.py] 0000:21:00.0 already bound | |
| [csig_l2unicast_into_vxlan.py] /dev/paris_main ready | |
| [csig_l2unicast_into_vxlan.py] | |
| [csig_l2unicast_into_vxlan.py] --- Creating HwPcie + Ham --- | |
| [csig_l2unicast_into_vxlan.py] HwPcie + Ham created (BAR size=0x8000000) | |
| [csig_l2unicast_into_vxlan.py] | |
| [csig_l2unicast_into_vxlan.py] --- FPGA version --- | |
| [csig_l2unicast_into_vxlan.py] {"PROJECT": "hello_pp-vpk180", "ARISTA_FDK_VERSION": "3.1.1", "BUILD_VERSION": "106.1", "PP_VERSION": "C41", "PP_FILENAME": "a2pp-2026-0629/ppu_top-0702a.svm", "AIFABRICS_HASH": "c940ed75122742f487e56fbabba6efdf8761432b", "FPGAEMU_HASH": "dfed8809adc05913c2e66fd2ca18176aa840b1bb", "TIMESTAMP": "2026-07-10 01:50:04 UTC"} | |
| [csig_l2unicast_into_vxlan.py] WARNING: FPGA/SDK p4-programs-build version mismatch -- may not work as intended | |
| [csig_l2unicast_into_vxlan.py] FPGA PP_VERSION: C41 | |
| [csig_l2unicast_into_vxlan.py] SDK p4-programs-build: a2pp-2026-0619 | |
| [csig_l2unicast_into_vxlan.py] | |
| [csig_l2unicast_into_vxlan.py] --- ILDMA channel reset --- | |
| [csig_l2unicast_into_vxlan.py] ctrl=0x00000001 intr=0x00000000 fsm=0x00000000 | |
| [csig_l2unicast_into_vxlan.py] [parserValueSetAdd] SwitchIngressParser.tpidCSIGCompact: set compact=0x0901 wide=0x0000 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=0 csig64=0x0000 | |
| [csig_l2unicast_into_vxlan.py] [parserValueSetAdd] SwitchEgressParser.tpidDecapCSIGCompact: set compact=0x0901 wide=0x0000 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=0 csig64=0x0000 | |
| [csig_l2unicast_into_vxlan.py] [parserValueSetAdd] SwitchEgressParser.tpidCSIGCompact: set compact=0x0901 wide=0x0000 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=0 csig64=0x0000 | |
| [csig_l2unicast_into_vxlan.py] [parserValueSetAdd] SwitchIngressParser.tpidCSIGWide: set compact=0x0901 wide=0x0902 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=1 csig64=0x0902 | |
| [csig_l2unicast_into_vxlan.py] [parserValueSetAdd] SwitchEgressParser.tpidDecapCSIGWide: set compact=0x0901 wide=0x0902 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=1 csig64=0x0902 | |
| [csig_l2unicast_into_vxlan.py] [parserValueSetAdd] SwitchEgressParser.tpidCSIGWide: set compact=0x0901 wide=0x0902 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=1 csig64=0x0902 | |
| [csig_l2unicast_into_vxlan.py] ### mgid 132 device 0 rids [[0, [2, 3], (0, 0, 1)]] | |
| [csig_l2unicast_into_vxlan.py] ### mgid 133 device 0 rids [[0, [1], (0, 0, 1)]] | |
| [csig_l2unicast_into_vxlan.py] Sent forwardCsig | |
| [csig_l2unicast_into_vxlan.py] [03:28:37.761] dev:0 port:2 sending packet | |
| [csig_l2unicast_into_vxlan.py] [pktgen] pre-send emrg=0 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] post-send ctrl=0xffffffff emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm: eport=1 c2cpu=0 mirror=0 bts=0 dod=0 ce=0 ct=0 csig_val=0x00000 trimmed=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] counts: emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 new_len=188 bcntBytes=0 bcntPort=0 bcntErr=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0000 00 00 3A 32 40 0C 80 00 00 00 17 91 00 00 00 00 ..:2@........... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0010 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0020 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0030 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0040 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0050 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0060 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0070 4C D9 80 00 CC D9 0C D9 4C D8 8C D8 0C CE 4C D8 L.......L.....L. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0080 8C CD CC CE 0C CD 4C CD 8C CC CC CD 0C CC 4C CC ......L.......L. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0090 4C 99 8C CC CC 99 0C 99 4C 98 8C 98 0C 8E 4C 98 L.......L.....L. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00a0 8C 8D CC 8E 0C 8D 4C 8D 8C 8C CC 8D 0C 8C 4C 8C ......L.......L. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00b0 4C 59 8C 8C CC 59 0C 59 4C 58 8C 58 0C 4E 4C 58 LY...Y.YLX.X.NLX | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00c0 8C 4D CC 4E 0C 4D 4C 4D 8C 4C CC 4D 0C 4C 4C 4C .M.N.MLM.L.M.LLL | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00d0 19 59 8C 4C 58 58 98 D9 4D 8D CE 0E 4C 8C CD 0D .Y.LXX..M...L... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00e0 42 40 0C 0C 51 0C C8 84 D1 15 40 15 40 04 48 8C B@..Q.....@.@.H. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00f0 00 09 C4 01 02 00 00 00 40 23 80 00 63 12 84 AD ........@#..c... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0100 02 01 C1 81 80 40 80 C1 10 04 4A 0E 80 00 10 00 .....@....J..... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0110 11 40 00 28 40 00 02 00 00 19 42 40 95 0C A0 40 .@.(@.....B@...@ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0120 37 2E A6 1D AB 6F BB C0 00 01 00 37 7....o.....7 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0]: port=1 bcnt=134 eop=1 err=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea: inport=2 dmac=00:11:22:33:44:55 l2dom=100 routed=0 nh=0x0064 vlan0=1 vlan1=0 ip4=0 ip6=0 l4proto=0 srcport=0 dstport=0 csigcmp=1 csigwide=0 csig_type=1 csig_wf=0 csig_inv=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm: eport=1 pkt_len=138 c2cpu=0 mirror=0 repl_id=0x0000 pipe_qid=0 sch_tag=0x000 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingress_timestamp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_ingressport: 2 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea decaplen: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_cpureasoncode: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_decaptype: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_dmac: '00:11:22:33:44:55' | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_egrl2domain: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_encaptype: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_ingressporttype: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_routed: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea hashmd_lag: 35814 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea icos: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmd_ingl2domain: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea phase0_switchport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_cfi: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_cos: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_exp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_ecn: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_dscp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea tunnelidx: 5 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea tunnell2idx: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6dipshift: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6blocksize: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6updatedipfromsrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6updatesrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6popsrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdsrcport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmddstport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdprotocol: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdl4attr: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea iecookie0: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea iecookie1: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingl2aintf: 4096 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrl2aintf: 2048 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea nh: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_type: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_wide_format: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_invalid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ect: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea trimmable: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea localtrimming: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea earlyqdiscardeligible: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea l1_prun_id: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_mplsttlmode: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ptp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flowlet_disabled: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea mirrormgid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_outer_toomanyhdr: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_vlan0: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_vlan1: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_csigwide: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_csigcompact: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_mpls: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_ip4: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_ip6: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_udp_vxlan: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ip_udp_payload_offset: 11 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c0_eop: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c0_eport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm spdd_trace_tag: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm bts: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm csig_val: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm src_port: 2 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm eport: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm ce: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm ct: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c2cpu: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm mirror: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm dod: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_copy: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_id: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_id_first: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm pipe_qid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm pkt_length: 138 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm trimmed: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm sch_tag_id: 0 | |
| [csig_l2unicast_into_vxlan.py] Sent stripCsig | |
| [csig_l2unicast_into_vxlan.py] [03:28:37.814] dev:0 port:2 sending packet | |
| [csig_l2unicast_into_vxlan.py] [pktgen] pre-send emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] post-send ctrl=0xffffffff emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm: eport=1 c2cpu=0 mirror=0 bts=0 dod=0 ce=0 ct=0 csig_val=0x00000 trimmed=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] counts: emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 new_len=184 bcntBytes=0 bcntPort=0 bcntErr=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0000 00 00 36 2E 40 0B 80 00 00 00 17 11 00 00 00 00 ..6.@........... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0010 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0020 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0030 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0040 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0050 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0060 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0070 00 00 00 00 4C D9 80 00 CC D9 0C D9 4C D8 8C D8 ....L.......L... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0080 0C CE 4C D8 8C CD CC CE 0C CD 4C CD 8C CC CC CD ..L.......L..... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0090 0C CC 4C CC 4C 99 8C CC CC 99 0C 99 4C 98 8C 98 ..L.L.......L... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00a0 0C 8E 4C 98 8C 8D CC 8E 0C 8D 4C 8D 8C 8C CC 8D ..L.......L..... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00b0 0C 8C 4C 8C 4C 59 8C 8C CC 59 0C 59 4C 58 8C 58 ..L.LY...Y.YLX.X | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00c0 0C 4E 4C 58 8C 4D CC 4E 0C 4D 4C 4D 8C 4C CC 4D .NLX.M.N.MLM.L.M | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00d0 0C 4C 4C 4C 19 59 8C 4C 58 58 98 D9 4D 8D CE 0E .LLL.Y.LXX..M... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00e0 4C 8C CD 0D 42 40 0C 0C 51 0C C8 84 D1 15 40 15 L...B@..Q.....@. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00f0 40 04 48 8C 00 09 C4 01 02 00 00 00 40 23 80 00 @.H.........@#.. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0100 63 12 84 AD 02 01 C1 81 80 40 80 C1 10 04 4A 0E c........@....J. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0110 80 00 10 00 11 40 00 28 00 19 42 00 95 0C A0 40 .....@.(..B....@ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0120 37 2E A6 1D AB 6F BB C0 00 01 00 37 7....o.....7 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0]: port=1 bcnt=134 eop=1 err=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea: inport=2 dmac=00:11:22:33:44:55 l2dom=100 routed=0 nh=0x0064 vlan0=1 vlan1=0 ip4=0 ip6=0 l4proto=0 srcport=0 dstport=0 csigcmp=1 csigwide=0 csig_type=1 csig_wf=0 csig_inv=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm: eport=1 pkt_len=138 c2cpu=0 mirror=0 repl_id=0x0000 pipe_qid=0 sch_tag=0x000 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingress_timestamp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_ingressport: 2 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea decaplen: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_cpureasoncode: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_decaptype: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_dmac: '00:11:22:33:44:55' | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_egrl2domain: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_encaptype: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_ingressporttype: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_routed: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea hashmd_lag: 35814 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea icos: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmd_ingl2domain: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea phase0_switchport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_cfi: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_cos: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_exp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_ecn: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_dscp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea tunnelidx: 5 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea tunnell2idx: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6dipshift: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6blocksize: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6updatedipfromsrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6updatesrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6popsrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdsrcport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmddstport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdprotocol: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdl4attr: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea iecookie0: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea iecookie1: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingl2aintf: 4096 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrl2aintf: 2048 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea nh: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_type: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_wide_format: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_invalid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ect: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea trimmable: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea localtrimming: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea earlyqdiscardeligible: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea l1_prun_id: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_mplsttlmode: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ptp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flowlet_disabled: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea mirrormgid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_outer_toomanyhdr: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_vlan0: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_vlan1: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_csigwide: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_csigcompact: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_mpls: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_ip4: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_ip6: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_udp_vxlan: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ip_udp_payload_offset: 11 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c0_eop: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c0_eport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm spdd_trace_tag: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm bts: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm csig_val: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm src_port: 2 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm eport: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm ce: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm ct: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c2cpu: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm mirror: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm dod: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_copy: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_id: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_id_first: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm pipe_qid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm pkt_length: 138 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm trimmed: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm sch_tag_id: 0 | |
| [csig_l2unicast_into_vxlan.py] Sent encapCsig | |
| [csig_l2unicast_into_vxlan.py] [03:28:38.145] dev:0 port:2 sending packet | |
| [csig_l2unicast_into_vxlan.py] [pktgen] pre-send emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] post-send ctrl=0xffffffff emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm: eport=1 c2cpu=0 mirror=0 bts=0 dod=0 ce=0 ct=0 csig_val=0x00000 trimmed=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] counts: emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 new_len=188 bcntBytes=0 bcntPort=0 bcntErr=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0000 00 00 3A 32 40 0C 80 00 00 00 17 91 00 00 00 00 ..:2@........... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0010 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0020 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0030 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0040 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0050 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0060 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0070 4C D9 80 00 CC D9 0C D9 4C D8 8C D8 0C CE 4C D8 L.......L.....L. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0080 8C CD CC CE 0C CD 4C CD 8C CC CC CD 0C CC 4C CC ......L.......L. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0090 4C 99 8C CC CC 99 0C 99 4C 98 8C 98 0C 8E 4C 98 L.......L.....L. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00a0 8C 8D CC 8E 0C 8D 4C 8D 8C 8C CC 8D 0C 8C 4C 8C ......L.......L. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00b0 4C 59 8C 8C CC 59 0C 59 4C 58 8C 58 0C 4E 4C 58 LY...Y.YLX.X.NLX | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00c0 8C 4D CC 4E 0C 4D 4C 4D 8C 4C CC 4D 0C 4C 4C 4C .M.N.MLM.L.M.LLL | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00d0 19 59 8C 4C 58 58 98 D9 4D 8D CE 0E 4C 8C CD 0D .Y.LXX..M...L... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00e0 02 40 0C 0C 42 40 40 00 51 0C C8 84 D1 15 40 15 .@..B@@.Q.....@. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00f0 40 04 48 8C 00 09 C4 01 02 00 00 00 40 24 80 00 @.H.........@$.. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0100 63 12 84 AD 02 01 C1 81 80 40 80 C1 10 04 4A 0D c........@....J. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0110 80 00 10 00 11 40 00 29 00 19 42 00 95 0C A0 40 .....@.)..B....@ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0120 37 2E A6 1D AB 6F BB C0 00 01 00 37 7....o.....7 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0]: port=1 bcnt=134 eop=1 err=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea: inport=2 dmac=00:11:22:33:44:55 l2dom=100 routed=0 nh=0x0064 vlan0=1 vlan1=0 ip4=0 ip6=0 l4proto=0 srcport=0 dstport=0 csigcmp=1 csigwide=0 csig_type=1 csig_wf=0 csig_inv=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm: eport=1 pkt_len=138 c2cpu=0 mirror=0 repl_id=0x0000 pipe_qid=0 sch_tag=0x000 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingress_timestamp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_ingressport: 2 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea decaplen: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_cpureasoncode: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_decaptype: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_dmac: '00:11:22:33:44:55' | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_egrl2domain: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_encaptype: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_ingressporttype: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_routed: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea hashmd_lag: 35814 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea icos: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmd_ingl2domain: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea phase0_switchport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_cfi: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_cos: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_exp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_ecn: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_dscp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea tunnelidx: 5 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea tunnell2idx: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6dipshift: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6blocksize: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6updatedipfromsrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6updatesrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6popsrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdsrcport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmddstport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdprotocol: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdl4attr: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea iecookie0: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea iecookie1: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingl2aintf: 4096 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrl2aintf: 2048 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea nh: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_type: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_wide_format: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_invalid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ect: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea trimmable: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea localtrimming: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea earlyqdiscardeligible: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea l1_prun_id: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_mplsttlmode: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ptp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flowlet_disabled: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea mirrormgid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_outer_toomanyhdr: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_vlan0: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_vlan1: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_csigwide: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_csigcompact: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_mpls: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_ip4: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_ip6: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_udp_vxlan: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ip_udp_payload_offset: 11 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c0_eop: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c0_eport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm spdd_trace_tag: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm bts: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm csig_val: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm src_port: 2 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm eport: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm ce: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm ct: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c2cpu: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm mirror: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm dod: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_copy: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_id: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_id_first: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm pipe_qid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm pkt_length: 138 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm trimmed: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm sch_tag_id: 0 | |
| [csig_l2unicast_into_vxlan.py] Sent forwardCsig | |
| [csig_l2unicast_into_vxlan.py] [03:28:38.477] dev:0 port:2 sending packet | |
| [csig_l2unicast_into_vxlan.py] [pktgen] pre-send emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] post-send ctrl=0xffffffff emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm: eport=1 c2cpu=0 mirror=0 bts=0 dod=0 ce=0 ct=0 csig_val=0x00000 trimmed=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] counts: emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 new_len=192 bcntBytes=0 bcntPort=0 bcntErr=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0000 00 00 3A 32 C0 0C 80 00 00 00 18 11 00 00 00 00 ..:2............ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0010 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0020 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0030 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0040 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0050 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0060 00 00 00 00 00 00 00 00 00 00 00 00 4C D9 80 00 ............L... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0070 CC D9 0C D9 4C D8 8C D8 0C CE 4C D8 8C CD CC CE ....L.....L..... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0080 0C CD 4C CD 8C CC CC CD 0C CC 4C CC 4C 99 8C CC ..L.......L.L... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0090 CC 99 0C 99 4C 98 8C 98 0C 8E 4C 98 8C 8D CC 8E ....L.....L..... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00a0 0C 8D 4C 8D 8C 8C CC 8D 0C 8C 4C 8C 4C 59 8C 8C ..L.......L.LY.. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00b0 CC 59 0C 59 4C 58 8C 58 0C 4E 4C 58 8C 4D CC 4E .Y.YLX.X.NLX.M.N | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00c0 0C 4D 4C 4D 8C 4C CC 4D 0C 4C 4C 4C 19 59 8C 4C .MLM.L.M.LLL.Y.L | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00d0 58 58 98 D9 4D 8D CE 0E 4C 8C CD 0D 42 40 0C 0C XX..M...L...B@.. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00e0 51 0C C8 84 D1 15 40 15 40 04 48 8C 00 09 C4 01 Q.....@.@.H..... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00f0 02 00 00 00 40 23 80 00 63 12 84 AD 02 01 C1 81 ....@#..c....... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0100 80 40 80 C1 10 04 4A 0E 80 00 10 00 11 40 00 28 .@....J......@.( | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0110 00 00 02 00 80 00 00 00 00 19 42 40 95 0C A0 40 ..........B@...@ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0120 37 2E A6 1D AB 6F BB C0 00 01 00 37 7....o.....7 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0]: port=1 bcnt=138 eop=1 err=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea: inport=2 dmac=00:11:22:33:44:55 l2dom=100 routed=0 nh=0x0064 vlan0=1 vlan1=0 ip4=0 ip6=0 l4proto=0 srcport=0 dstport=0 csigcmp=0 csigwide=1 csig_type=1 csig_wf=1 csig_inv=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm: eport=1 pkt_len=142 c2cpu=0 mirror=0 repl_id=0x0000 pipe_qid=0 sch_tag=0x000 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingress_timestamp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_ingressport: 2 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea decaplen: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_cpureasoncode: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_decaptype: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_dmac: '00:11:22:33:44:55' | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_egrl2domain: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_encaptype: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_ingressporttype: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_routed: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea hashmd_lag: 35814 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea icos: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmd_ingl2domain: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea phase0_switchport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_cfi: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_cos: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_exp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_ecn: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_dscp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea tunnelidx: 5 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea tunnell2idx: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6dipshift: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6blocksize: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6updatedipfromsrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6updatesrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6popsrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdsrcport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmddstport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdprotocol: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdl4attr: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea iecookie0: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea iecookie1: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingl2aintf: 4096 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrl2aintf: 2048 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea nh: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_type: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_wide_format: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_invalid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ect: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea trimmable: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea localtrimming: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea earlyqdiscardeligible: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea l1_prun_id: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_mplsttlmode: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ptp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flowlet_disabled: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea mirrormgid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_outer_toomanyhdr: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_vlan0: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_vlan1: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_csigwide: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_csigcompact: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_mpls: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_ip4: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_ip6: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_udp_vxlan: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ip_udp_payload_offset: 13 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c0_eop: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c0_eport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm spdd_trace_tag: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm bts: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm csig_val: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm src_port: 2 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm eport: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm ce: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm ct: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c2cpu: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm mirror: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm dod: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_copy: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_id: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_id_first: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm pipe_qid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm pkt_length: 142 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm trimmed: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm sch_tag_id: 0 | |
| [csig_l2unicast_into_vxlan.py] Sent stripCsig | |
| [csig_l2unicast_into_vxlan.py] [03:28:38.493] dev:0 port:2 sending packet | |
| [csig_l2unicast_into_vxlan.py] [pktgen] pre-send emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] post-send ctrl=0xffffffff emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm: eport=1 c2cpu=0 mirror=0 bts=0 dod=0 ce=0 ct=0 csig_val=0x00000 trimmed=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] counts: emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 new_len=184 bcntBytes=0 bcntPort=0 bcntErr=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0000 00 00 32 2A C0 0A 80 00 00 00 17 11 00 00 00 00 ..2*............ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0010 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0020 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0030 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0040 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0050 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0060 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0070 00 00 00 00 4C D9 80 00 CC D9 0C D9 4C D8 8C D8 ....L.......L... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0080 0C CE 4C D8 8C CD CC CE 0C CD 4C CD 8C CC CC CD ..L.......L..... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0090 0C CC 4C CC 4C 99 8C CC CC 99 0C 99 4C 98 8C 98 ..L.L.......L... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00a0 0C 8E 4C 98 8C 8D CC 8E 0C 8D 4C 8D 8C 8C CC 8D ..L.......L..... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00b0 0C 8C 4C 8C 4C 59 8C 8C CC 59 0C 59 4C 58 8C 58 ..L.LY...Y.YLX.X | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00c0 0C 4E 4C 58 8C 4D CC 4E 0C 4D 4C 4D 8C 4C CC 4D .NLX.M.N.MLM.L.M | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00d0 0C 4C 4C 4C 19 59 8C 4C 58 58 98 D9 4D 8D CE 0E .LLL.Y.LXX..M... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00e0 4C 8C CD 0D 42 40 0C 0C 51 0C C8 84 D1 15 40 15 L...B@..Q.....@. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00f0 40 04 48 8C 00 09 C4 01 02 00 00 00 40 23 80 00 @.H.........@#.. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0100 63 12 84 AD 02 01 C1 81 80 40 80 C1 10 04 4A 0E c........@....J. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0110 80 00 10 00 11 40 00 28 00 19 42 00 95 0C A0 40 .....@.(..B....@ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0120 37 2E A6 1D AB 6F BB C0 00 01 00 37 7....o.....7 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0]: port=1 bcnt=138 eop=1 err=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea: inport=2 dmac=00:11:22:33:44:55 l2dom=100 routed=0 nh=0x0064 vlan0=1 vlan1=0 ip4=0 ip6=0 l4proto=0 srcport=0 dstport=0 csigcmp=0 csigwide=1 csig_type=1 csig_wf=1 csig_inv=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm: eport=1 pkt_len=142 c2cpu=0 mirror=0 repl_id=0x0000 pipe_qid=0 sch_tag=0x000 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingress_timestamp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_ingressport: 2 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea decaplen: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_cpureasoncode: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_decaptype: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_dmac: '00:11:22:33:44:55' | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_egrl2domain: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_encaptype: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_ingressporttype: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_routed: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea hashmd_lag: 35814 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea icos: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmd_ingl2domain: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea phase0_switchport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_cfi: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_cos: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_exp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_ecn: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_dscp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea tunnelidx: 5 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea tunnell2idx: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6dipshift: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6blocksize: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6updatedipfromsrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6updatesrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6popsrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdsrcport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmddstport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdprotocol: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdl4attr: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea iecookie0: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea iecookie1: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingl2aintf: 4096 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrl2aintf: 2048 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea nh: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_type: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_wide_format: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_invalid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ect: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea trimmable: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea localtrimming: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea earlyqdiscardeligible: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea l1_prun_id: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_mplsttlmode: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ptp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flowlet_disabled: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea mirrormgid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_outer_toomanyhdr: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_vlan0: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_vlan1: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_csigwide: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_csigcompact: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_mpls: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_ip4: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_ip6: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_udp_vxlan: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ip_udp_payload_offset: 13 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c0_eop: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c0_eport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm spdd_trace_tag: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm bts: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm csig_val: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm src_port: 2 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm eport: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm ce: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm ct: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c2cpu: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm mirror: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm dod: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_copy: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_id: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_id_first: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm pipe_qid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm pkt_length: 142 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm trimmed: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm sch_tag_id: 0 | |
| [csig_l2unicast_into_vxlan.py] Sent encapCsig | |
| [csig_l2unicast_into_vxlan.py] [03:28:38.814] dev:0 port:2 sending packet | |
| [csig_l2unicast_into_vxlan.py] [pktgen] pre-send emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] post-send ctrl=0xffffffff emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm: eport=1 c2cpu=0 mirror=0 bts=0 dod=0 ce=0 ct=0 csig_val=0x00000 trimmed=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] counts: emrg=1 mirr=0 bcnt=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 new_len=192 bcntBytes=0 bcntPort=0 bcntErr=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0000 00 00 3A 32 C0 0C 80 00 00 00 18 11 00 00 00 00 ..:2............ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0010 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0020 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0030 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0040 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0050 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0060 00 00 00 00 00 00 00 00 00 00 00 00 4C D9 80 00 ............L... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0070 CC D9 0C D9 4C D8 8C D8 0C CE 4C D8 8C CD CC CE ....L.....L..... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0080 0C CD 4C CD 8C CC CC CD 0C CC 4C CC 4C 99 8C CC ..L.......L.L... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0090 CC 99 0C 99 4C 98 8C 98 0C 8E 4C 98 8C 8D CC 8E ....L.....L..... | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00a0 0C 8D 4C 8D 8C 8C CC 8D 0C 8C 4C 8C 4C 59 8C 8C ..L.......L.LY.. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00b0 CC 59 0C 59 4C 58 8C 58 0C 4E 4C 58 8C 4D CC 4E .Y.YLX.X.NLX.M.N | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00c0 0C 4D 4C 4D 8C 4C CC 4D 0C 4C 4C 4C 19 59 8C 4C .MLM.L.M.LLL.Y.L | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00d0 58 58 98 D9 4D 8D CE 0E 4C 8C CD 0D 02 40 0C 0C XX..M...L....@.. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00e0 00 00 00 00 42 40 80 00 51 0C C8 84 D1 15 40 15 ....B@..Q.....@. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 00f0 40 04 48 8C 00 09 C4 01 02 00 00 00 40 25 80 00 @.H.........@%.. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0100 63 12 84 AD 02 01 C1 81 80 40 80 C1 10 04 4A 0C c........@....J. | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0110 80 00 10 00 11 40 00 2A 00 19 42 00 95 0C A0 40 .....@.*..B....@ | |
| [csig_l2unicast_into_vxlan.py] [pktgen] emrg[0] raw 0120 37 2E A6 1D AB 6F BB C0 00 01 00 37 7....o.....7 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0]: port=1 bcnt=138 eop=1 err=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea: inport=2 dmac=00:11:22:33:44:55 l2dom=100 routed=0 nh=0x0064 vlan0=1 vlan1=0 ip4=0 ip6=0 l4proto=0 srcport=0 dstport=0 csigcmp=0 csigwide=1 csig_type=1 csig_wf=1 csig_inv=0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm: eport=1 pkt_len=142 c2cpu=0 mirror=0 repl_id=0x0000 pipe_qid=0 sch_tag=0x000 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingress_timestamp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_ingressport: 2 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea decaplen: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_cpureasoncode: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_decaptype: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_dmac: '00:11:22:33:44:55' | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_egrl2domain: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_encaptype: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_ingressporttype: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_routed: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea hashmd_lag: 35814 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea icos: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmd_ingl2domain: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea phase0_switchport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_cfi: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_cos: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_exp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_ecn: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea qosmd_dscp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea tunnelidx: 5 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea tunnell2idx: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6dipshift: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6blocksize: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6updatedipfromsrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6updatesrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea srv6popsrh: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdsrcport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmddstport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdprotocol: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingmdl4attr: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea iecookie0: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea iecookie1: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ingl2aintf: 4096 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrl2aintf: 2048 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea nh: 100 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_type: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_wide_format: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea csig_invalid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ect: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea trimmable: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea localtrimming: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea earlyqdiscardeligible: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea l1_prun_id: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea egrmd_mplsttlmode: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ptp: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flowlet_disabled: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea mirrormgid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_outer_toomanyhdr: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_vlan0: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_vlan1: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_csigwide: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_csigcompact: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_mpls: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_ip4: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_ip6: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea flag_ip_udp_vxlan: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] ia2ea ip_udp_payload_offset: 13 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c0_eop: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c0_eport: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm spdd_trace_tag: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm bts: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm csig_val: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm src_port: 2 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm eport: 1 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm ce: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm ct: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm c2cpu: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm mirror: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm dod: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_copy: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_id: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm repl_id_first: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm pipe_qid: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm pkt_length: 142 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm trimmed: 0 | |
| [csig_l2unicast_into_vxlan.py] [pktgen] mhe[0] tm sch_tag_id: 0 | |
| [csig_l2unicast_into_vxlan.py] WARNING: rmmod failed: rmmod: ERROR: Module paris_dev is in use | |
| [csig_l2unicast_into_vxlan.py] ╭──────────────────────────────── Shadow Validation ────────────────────────────────╮ | |
| [csig_l2unicast_into_vxlan.py] │ validate: 9181/9181 PASS 0 MISMATCH 0 ERR │ | |
| [csig_l2unicast_into_vxlan.py] │ (log: /tmp/platform-test_fguwkahl/csig_l2unicast_into_vxlan.py/shadow_valida… │ | |
| [csig_l2unicast_into_vxlan.py] │ │ | |
| [csig_l2unicast_into_vxlan.py] │ Table rows PASS FAIL ERR │ | |
| [csig_l2unicast_into_vxlan.py] │ cpuAndMirrorPacketEncap 8 8 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ cpuReasonCodeToCpuQidIcos 26 26 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ csigIngressExtract 30 30 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ csigNormalizeValues 30 30 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ csigPortCheck 1 1 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ ecmpFixup 2 2 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ ecmpHashMixEnable 2 2 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ ecmpHashSelection 66 66 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ egrChipModeSel 2 2 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ egrVlanCheck 6 6 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ egressIntfMac 4 4 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ egressPortDropCheck 31 31 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ encapDecap 160 160 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ eosIntfToPhysical 24 24 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ fabricLagAttr 2 2 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ finalDropControl 95 95 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ ingChipModeSel 2 2 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ ingVlanCheck 2179 2179 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ ingressPortDropCheck 21 21 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ l2DmacCompress 10 10 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ l2DomainLookup 22 22 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ l2Lookup 6 6 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ l3DmacCheck 14 14 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ lagHashMixEnable 2 2 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ lagHashSelection 66 66 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ mdgRemap 6 6 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ mplsLookup 4 4 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ nextHop 8 8 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ nextHopOverlay 4 4 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ normalizeDscp 5 5 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ systemAcl 995 995 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ tunnelActionData 4 4 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ tunnelAttr 4097 4097 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ tunnelDipV4 2 2 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ tunnelL2IdxToPort 1025 1025 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ tunnelL2Info 2 2 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ tunnelVniAndVti 4 4 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ vlanEncap 6 6 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ wredAction 208 208 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] │ TOTAL 9181 9181 0 0 │ | |
| [csig_l2unicast_into_vxlan.py] ╰───────────────────────────────────────────────────────────────────────────────────╯ | |
| [csig_l2unicast_into_vxlan.py] ╭──────────────────────────── Paris SDK Ops Statistics ─────────────────────────────╮ | |
| [csig_l2unicast_into_vxlan.py] │ Paris SDK Ops 215 │ | |
| [csig_l2unicast_into_vxlan.py] │ Passed 215 │ | |
| [csig_l2unicast_into_vxlan.py] │ Failed 0 │ | |
| [csig_l2unicast_into_vxlan.py] ╰───────────────────────────────────────────────────────────────────────────────────╯ | |
| [csig_l2unicast_into_vxlan.py] Completed in 1m44.4s | |
| ============================================================ | |
| PASSED: | |
| csig_l2unicast_into_vxlan.py | |
| Results: 1 test(s) — 1 passed, 0 failed | |
| ============================================================ | |
| RESULT: PASS (105s) |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment