Skip to content

Instantly share code, notes, and snippets.

Show Gist options
  • Select an option

  • Save dsebastian-arista/dcc2dd69419ffe9d88194276f41b60a0 to your computer and use it in GitHub Desktop.

Select an option

Save dsebastian-arista/dcc2dd69419ffe9d88194276f41b60a0 to your computer and use it in GitHub Desktop.
Test: csig_l3unicast
Date: Fri Jul 10 10:46:49 AM UTC 2026
FPGA_VERSION: 106.1
Bit: /persist2/releases/hw.pp.rel106.1/hello_pp-vpk180-rel106.1.pdi
========================================
=== FPGA PROGRAMMING (version 106.1)
========================================
# ------------------------------------------------------------------------------
# Maggie testing application
# - FPGA Programming In Progress : /persist2/releases/hw.pp.rel106.1/hello_pp-vpk180-rel106.1.pdi
# - FPGA Programming Complete
# - IIC : Port opened on ftdi://ftdi:4232:P1ABSDE36/2 to DEVICEID 0x58 at 1000.0kHz
# - PCIE : Port opened on 0000:21:00.0
# - QSPI : Detected Micron manufacturer ID: 0x20 Device ID: 0xbb21
# - UART : Port opened on ftdi://ftdi:4232:P1ABSDE36/3 at 115200 baud
FPGA programmed OK (78s)
========================================
=== TEST RUN
========================================
[run_tests] run tmpdir: /tmp/platform-test_blzjmu9s
[run_tests] cpus=24 sem limits: SEMMSL=32000 SEMMNS=1024000000 SEMOPM=500 SEMMNI=32000
PYTHONPATH=/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test:/home/dsebastian/workspace/aif/platform-test/prebuilt:/home/dsebastian/workspace/aif/platform-test:/home/dsebastian/workspace/aif/platform-test/submodules/sys-sw/install/python:/home/dsebastian/workspace/aif/platform-test/submodules/sys-sw/paris-driver/src/Common/testlib:/home/dsebastian/workspace/aif/platform-test/prebuilt/gen-py/aswitch:/home/dsebastian/workspace/aif/platform-test/prebuilt/gen-py/bm_runtime:/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/submodules/behavioral-model/targets/a1na_switch:/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/submodules/behavioral-model/tools
LD_LIBRARY_PATH=/home/dsebastian/workspace/aif/platform-test/submodules/sys-sw/install/lib
A1_PLATFORM=fpga
A1_SYS_SW_PATH=/home/dsebastian/workspace/aif/platform-test/submodules/sys-sw
A1NA_SWITCH=/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/submodules/behavioral-model/build-p4p/targets/a1na_switch/a1na_switch
ASAN_OPTIONS=verify_asan_link_order=0:detect_leaks=0:intercept_throw=0
CRYPTOGRAPHY_OPENSSL_NO_LEGACY=1
[csig_l3unicast.py] [devicelib] PRISM_SHM_ROOT=/tmp/platform-test_blzjmu9s/csig_l3unicast.py/prism pid=1074861
[csig_l3unicast.py]
[csig_l3unicast.py] --- SDK version ---
[csig_l3unicast.py] {"a1-silicon": "a1_main_regr_07_03_26_v1", "p4-programs-build": "a2pp-2026-0619", "platform": "fpga"}
[csig_l3unicast.py]
[csig_l3unicast.py]
[csig_l3unicast.py] --- Kernel module setup ---
[csig_l3unicast.py] Found FPGA at 0000:21:00.0
[csig_l3unicast.py] Loading /home/dsebastian/workspace/aif/platform-test/submodules/sys-sw/build/paris-driver/src/KernelModule/paris_dev.ko ...
[csig_l3unicast.py] 0000:21:00.0 already bound
[csig_l3unicast.py] /dev/paris_main ready
[csig_l3unicast.py]
[csig_l3unicast.py] --- Creating HwPcie + Ham ---
[csig_l3unicast.py] HwPcie + Ham created (BAR size=0x8000000)
[csig_l3unicast.py]
[csig_l3unicast.py] --- FPGA version ---
[csig_l3unicast.py] {"PROJECT": "hello_pp-vpk180", "ARISTA_FDK_VERSION": "3.1.1", "BUILD_VERSION": "106.1", "PP_VERSION": "C41", "PP_FILENAME": "a2pp-2026-0629/ppu_top-0702a.svm", "AIFABRICS_HASH": "c940ed75122742f487e56fbabba6efdf8761432b", "FPGAEMU_HASH": "dfed8809adc05913c2e66fd2ca18176aa840b1bb", "TIMESTAMP": "2026-07-10 01:50:04 UTC"}
[csig_l3unicast.py] WARNING: FPGA/SDK p4-programs-build version mismatch -- may not work as intended
[csig_l3unicast.py] FPGA PP_VERSION: C41
[csig_l3unicast.py] SDK p4-programs-build: a2pp-2026-0619
[csig_l3unicast.py]
[csig_l3unicast.py] --- ILDMA channel reset ---
[csig_l3unicast.py] ctrl=0x00000001 intr=0x00000000 fsm=0x00000000
[csig_l3unicast.py] [parserValueSetAdd] SwitchIngressParser.tpidCSIGCompact: set compact=0x0901 wide=0x0000 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=0 csig64=0x0000
[csig_l3unicast.py] [parserValueSetAdd] SwitchEgressParser.tpidDecapCSIGCompact: set compact=0x0901 wide=0x0000 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=0 csig64=0x0000
[csig_l3unicast.py] [parserValueSetAdd] SwitchEgressParser.tpidCSIGCompact: set compact=0x0901 wide=0x0000 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=0 csig64=0x0000
[csig_l3unicast.py] [parserValueSetAdd] SwitchIngressParser.tpidCSIGWide: set compact=0x0901 wide=0x0902 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=1 csig64=0x0902
[csig_l3unicast.py] [parserValueSetAdd] SwitchEgressParser.tpidDecapCSIGWide: set compact=0x0901 wide=0x0902 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=1 csig64=0x0902
[csig_l3unicast.py] [parserValueSetAdd] SwitchEgressParser.tpidCSIGWide: set compact=0x0901 wide=0x0902 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=1 csig64=0x0902
[csig_l3unicast.py] ### mgid 131 device 0 rids [[0, [2], (0, 0, 1)]]
[csig_l3unicast.py] ### mgid 232 device 0 rids [[0, [1], (0, 0, 1)]]
[csig_l3unicast.py] Sent forwardCsig ipv4
[csig_l3unicast.py] [03:49:30.312] dev:0 port:2 sending packet
[csig_l3unicast.py] [pktgen] pre-send emrg=0 mirr=0 bcnt=0
[csig_l3unicast.py] [pktgen] post-send ctrl=0xffffffff emrg=1 mirr=0 bcnt=0
[csig_l3unicast.py] [pktgen] emrg[0]: portId=1 err=0 discard=0
[csig_l3unicast.py] [pktgen] mhe[0] tm: eport=1 c2cpu=0 mirror=0 bts=0 dod=0 ce=0 ct=0 csig_val=0x00000 trimmed=0
[csig_l3unicast.py] [pktgen] counts: emrg=1 mirr=0 bcnt=0
[csig_l3unicast.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 new_len=174 bcntBytes=0 bcntPort=0 bcntErr=0
[csig_l3unicast.py] [pktgen] emrg[0] raw 0000 00 00 08 00 C0 00 00 00 00 00 15 D5 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0010 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0020 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0030 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0040 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0050 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0060 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0070 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0080 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0090 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00c0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00f0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0100 40 40 80 C1 40 40 40 40 0F C0 1D 2D 00 00 40 00 @@..@@@@...-..@.
[csig_l3unicast.py] [pktgen] emrg[0] raw 0110 11 6B 40 25 40 00 02 00 00 32 02 40 95 0C A0 40 .k@%@....2.@...@
[csig_l3unicast.py] [pktgen] emrg[0] raw 0120 77 2E A6 1D 51 0C C8 84 00 01 00 15 w...Q.......
[csig_l3unicast.py] [pktgen] mhe[0]: port=1 bcnt=170 eop=1 err=0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea: inport=2 dmac=00:55:44:33:22:11 l2dom=200 routed=1 nh=0x0064 vlan0=1 vlan1=0 ip4=0 ip6=0 l4proto=0 srcport=0 dstport=0 csigcmp=1 csigwide=0 csig_type=1 csig_wf=0 csig_inv=0
[csig_l3unicast.py] [pktgen] mhe[0] tm: eport=1 pkt_len=174 c2cpu=0 mirror=0 repl_id=0x0000 pipe_qid=0 sch_tag=0x000
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingress_timestamp: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_ingressport: 2
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea decaplen: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_cpureasoncode: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_decaptype: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_dmac: '00:55:44:33:22:11'
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_egrl2domain: 200
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_encaptype: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_ingressporttype: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_routed: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea hashmd_lag: 41528
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea icos: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmd_ingl2domain: 99
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea phase0_switchport: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_cfi: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_cos: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_exp: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_ecn: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_dscp: 43
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea tunnelidx: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea tunnell2idx: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6dipshift: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6blocksize: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6updatedipfromsrh: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6updatesrh: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6popsrh: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmdsrcport: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmddstport: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmdprotocol: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmdl4attr: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea iecookie0: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea iecookie1: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingl2aintf: 4096
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrl2aintf: 2048
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea nh: 100
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea csig_type: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea csig_wide_format: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea csig_invalid: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ect: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea trimmable: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea localtrimming: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea earlyqdiscardeligible: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea l1_prun_id: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_mplsttlmode: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ptp: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flowlet_disabled: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea mirrormgid: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_outer_toomanyhdr: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_vlan0: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_vlan1: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_csigwide: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_csigcompact: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_mpls: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_ip_ip4: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_ip_ip6: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_ip_udp_vxlan: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ip_udp_payload_offset: 21
[csig_l3unicast.py] [pktgen] mhe[0] tm c0_eop: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm c0_eport: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm spdd_trace_tag: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm bts: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm csig_val: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm src_port: 2
[csig_l3unicast.py] [pktgen] mhe[0] tm eport: 1
[csig_l3unicast.py] [pktgen] mhe[0] tm ce: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm ct: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm c2cpu: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm mirror: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm dod: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm repl_copy: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm repl_id: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm repl_id_first: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm pipe_qid: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm pkt_length: 174
[csig_l3unicast.py] [pktgen] mhe[0] tm trimmed: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm sch_tag_id: 0
[csig_l3unicast.py] Sent stripCsig ipv4
[csig_l3unicast.py] [03:49:30.352] dev:0 port:2 sending packet
[csig_l3unicast.py] [pktgen] pre-send emrg=1 mirr=0 bcnt=0
[csig_l3unicast.py] [pktgen] post-send ctrl=0xffffffff emrg=1 mirr=0 bcnt=0
[csig_l3unicast.py] [pktgen] emrg[0]: portId=1 err=0 discard=0
[csig_l3unicast.py] [pktgen] mhe[0] tm: eport=1 c2cpu=0 mirror=0 bts=0 dod=0 ce=0 ct=0 csig_val=0x00000 trimmed=0
[csig_l3unicast.py] [pktgen] counts: emrg=1 mirr=0 bcnt=0
[csig_l3unicast.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 new_len=170 bcntBytes=0 bcntPort=0 bcntErr=0
[csig_l3unicast.py] [pktgen] emrg[0] raw 0000 00 00 04 FC DF FF 00 00 00 00 15 55 00 00 00 00 ...........U....
[csig_l3unicast.py] [pktgen] emrg[0] raw 0010 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0020 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0030 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0040 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0050 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0060 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0070 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0080 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0090 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00c0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00f0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0100 00 00 00 00 40 40 80 C1 40 40 40 40 0F C0 1D 2D ....@@..@@@@...-
[csig_l3unicast.py] [pktgen] emrg[0] raw 0110 00 00 40 00 11 6B 40 25 00 32 02 00 95 0C A0 40 ..@..k@%.2.....@
[csig_l3unicast.py] [pktgen] emrg[0] raw 0120 77 2E A6 1D 51 0C C8 84 00 01 00 15 w...Q.......
[csig_l3unicast.py] [pktgen] mhe[0]: port=1 bcnt=170 eop=1 err=0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea: inport=2 dmac=00:55:44:33:22:11 l2dom=200 routed=1 nh=0x0064 vlan0=1 vlan1=0 ip4=0 ip6=0 l4proto=0 srcport=0 dstport=0 csigcmp=1 csigwide=0 csig_type=1 csig_wf=0 csig_inv=0
[csig_l3unicast.py] [pktgen] mhe[0] tm: eport=1 pkt_len=174 c2cpu=0 mirror=0 repl_id=0x0000 pipe_qid=0 sch_tag=0x000
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingress_timestamp: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_ingressport: 2
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea decaplen: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_cpureasoncode: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_decaptype: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_dmac: '00:55:44:33:22:11'
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_egrl2domain: 200
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_encaptype: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_ingressporttype: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_routed: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea hashmd_lag: 41528
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea icos: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmd_ingl2domain: 99
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea phase0_switchport: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_cfi: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_cos: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_exp: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_ecn: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_dscp: 43
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea tunnelidx: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea tunnell2idx: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6dipshift: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6blocksize: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6updatedipfromsrh: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6updatesrh: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6popsrh: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmdsrcport: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmddstport: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmdprotocol: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmdl4attr: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea iecookie0: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea iecookie1: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingl2aintf: 4096
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrl2aintf: 2048
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea nh: 100
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea csig_type: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea csig_wide_format: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea csig_invalid: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ect: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea trimmable: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea localtrimming: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea earlyqdiscardeligible: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea l1_prun_id: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_mplsttlmode: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ptp: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flowlet_disabled: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea mirrormgid: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_outer_toomanyhdr: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_vlan0: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_vlan1: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_csigwide: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_csigcompact: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_mpls: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_ip_ip4: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_ip_ip6: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_ip_udp_vxlan: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ip_udp_payload_offset: 21
[csig_l3unicast.py] [pktgen] mhe[0] tm c0_eop: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm c0_eport: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm spdd_trace_tag: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm bts: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm csig_val: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm src_port: 2
[csig_l3unicast.py] [pktgen] mhe[0] tm eport: 1
[csig_l3unicast.py] [pktgen] mhe[0] tm ce: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm ct: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm c2cpu: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm mirror: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm dod: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm repl_copy: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm repl_id: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm repl_id_first: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm pipe_qid: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm pkt_length: 174
[csig_l3unicast.py] [pktgen] mhe[0] tm trimmed: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm sch_tag_id: 0
[csig_l3unicast.py] Sent encapCsig ipv4
[csig_l3unicast.py] [03:49:30.683] dev:0 port:2 sending packet
[csig_l3unicast.py] [pktgen] pre-send emrg=1 mirr=0 bcnt=0
[csig_l3unicast.py] [pktgen] post-send ctrl=0xffffffff emrg=1 mirr=0 bcnt=0
[csig_l3unicast.py] [pktgen] emrg[0]: portId=1 err=0 discard=0
[csig_l3unicast.py] [pktgen] mhe[0] tm: eport=1 c2cpu=0 mirror=0 bts=0 dod=0 ce=0 ct=0 csig_val=0x00000 trimmed=0
[csig_l3unicast.py] [pktgen] counts: emrg=1 mirr=0 bcnt=0
[csig_l3unicast.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 new_len=170 bcntBytes=0 bcntPort=0 bcntErr=0
[csig_l3unicast.py] [pktgen] emrg[0] raw 0000 00 00 04 FC DF FF 00 00 00 00 15 55 00 00 00 00 ...........U....
[csig_l3unicast.py] [pktgen] emrg[0] raw 0010 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0020 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0030 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0040 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0050 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0060 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0070 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0080 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0090 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00c0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00e0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00f0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0100 00 00 00 00 40 40 80 C1 40 40 40 40 0F C0 1D 2D ....@@..@@@@...-
[csig_l3unicast.py] [pktgen] emrg[0] raw 0110 00 00 40 00 11 6B 40 25 00 32 02 00 95 0C A0 40 ..@..k@%.2.....@
[csig_l3unicast.py] [pktgen] emrg[0] raw 0120 77 2E A6 1D 51 0C C8 84 00 01 00 15 w...Q.......
[csig_l3unicast.py] [pktgen] mhe[0]: port=1 bcnt=170 eop=1 err=0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea: inport=2 dmac=00:55:44:33:22:11 l2dom=200 routed=1 nh=0x0064 vlan0=1 vlan1=0 ip4=0 ip6=0 l4proto=0 srcport=0 dstport=0 csigcmp=1 csigwide=0 csig_type=1 csig_wf=0 csig_inv=0
[csig_l3unicast.py] [pktgen] mhe[0] tm: eport=1 pkt_len=174 c2cpu=0 mirror=0 repl_id=0x0000 pipe_qid=0 sch_tag=0x000
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingress_timestamp: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_ingressport: 2
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea decaplen: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_cpureasoncode: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_decaptype: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_dmac: '00:55:44:33:22:11'
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_egrl2domain: 200
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_encaptype: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_ingressporttype: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_routed: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea hashmd_lag: 41528
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea icos: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmd_ingl2domain: 99
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea phase0_switchport: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_cfi: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_cos: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_exp: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_ecn: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_dscp: 43
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea tunnelidx: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea tunnell2idx: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6dipshift: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6blocksize: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6updatedipfromsrh: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6updatesrh: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6popsrh: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmdsrcport: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmddstport: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmdprotocol: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmdl4attr: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea iecookie0: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea iecookie1: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingl2aintf: 4096
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrl2aintf: 2048
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea nh: 100
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea csig_type: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea csig_wide_format: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea csig_invalid: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ect: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea trimmable: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea localtrimming: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea earlyqdiscardeligible: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea l1_prun_id: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_mplsttlmode: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ptp: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flowlet_disabled: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea mirrormgid: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_outer_toomanyhdr: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_vlan0: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_vlan1: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_csigwide: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_csigcompact: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_mpls: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_ip_ip4: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_ip_ip6: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_ip_udp_vxlan: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ip_udp_payload_offset: 21
[csig_l3unicast.py] [pktgen] mhe[0] tm c0_eop: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm c0_eport: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm spdd_trace_tag: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm bts: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm csig_val: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm src_port: 2
[csig_l3unicast.py] [pktgen] mhe[0] tm eport: 1
[csig_l3unicast.py] [pktgen] mhe[0] tm ce: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm ct: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm c2cpu: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm mirror: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm dod: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm repl_copy: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm repl_id: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm repl_id_first: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm pipe_qid: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm pkt_length: 174
[csig_l3unicast.py] [pktgen] mhe[0] tm trimmed: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm sch_tag_id: 0
[csig_l3unicast.py] Sent forwardCsig ipv6
[csig_l3unicast.py] [03:49:31.028] dev:0 port:2 sending packet
[csig_l3unicast.py] [pktgen] pre-send emrg=1 mirr=0 bcnt=0
[csig_l3unicast.py] [pktgen] post-send ctrl=0xffffffff emrg=1 mirr=0 bcnt=0
[csig_l3unicast.py] [pktgen] emrg[0]: portId=1 err=0 discard=0
[csig_l3unicast.py] [pktgen] mhe[0] tm: eport=1 c2cpu=0 mirror=0 bts=0 dod=0 ce=0 ct=0 csig_val=0x00000 trimmed=0
[csig_l3unicast.py] [pktgen] counts: emrg=1 mirr=0 bcnt=0
[csig_l3unicast.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 new_len=188 bcntBytes=0 bcntPort=0 bcntErr=0
[csig_l3unicast.py] [pktgen] emrg[0] raw 0000 00 00 08 00 80 00 00 00 00 00 17 97 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0010 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0020 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0030 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0040 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0050 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0060 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0070 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0080 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 0090 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00c0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00d0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] [pktgen] emrg[0] raw 00e0 00 00 00 00 00 00 00 00 40 00 00 00 00 00 00 00 ........@.......
[csig_l3unicast.py] [pktgen] emrg[0] raw 00f0 00 00 00 00 00 00 00 00 88 00 40 00 00 00 00 00 ..........@.....
[csig_l3unicast.py] [pktgen] emrg[0] raw 0100 00 00 00 00 00 00 00 00 C8 00 40 00 00 20 0E CF ..........@.. ..
[csig_l3unicast.py] [pktgen] emrg[0] raw 0110 5A B4 00 00 40 00 21 B7 00 32 02 40 95 0C A0 40 Z...@.!..2.@...@
[csig_l3unicast.py] [pktgen] emrg[0] raw 0120 77 2E A6 1D 51 0C C8 84 00 01 00 15 w...Q.......
[csig_l3unicast.py] [pktgen] mhe[0]: port=1 bcnt=184 eop=1 err=0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea: inport=2 dmac=00:55:44:33:22:11 l2dom=200 routed=1 nh=0x00c8 vlan0=1 vlan1=0 ip4=0 ip6=0 l4proto=59 srcport=0 dstport=0 csigcmp=1 csigwide=0 csig_type=1 csig_wf=0 csig_inv=0
[csig_l3unicast.py] [pktgen] mhe[0] tm: eport=1 pkt_len=188 c2cpu=0 mirror=0 repl_id=0x0000 pipe_qid=0 sch_tag=0x000
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingress_timestamp: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_ingressport: 2
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea decaplen: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_cpureasoncode: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_decaptype: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_dmac: '00:55:44:33:22:11'
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_egrl2domain: 200
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_encaptype: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_ingressporttype: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_routed: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea hashmd_lag: 65310
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea icos: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmd_ingl2domain: 99
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea phase0_switchport: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_cfi: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_cos: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_exp: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_ecn: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea qosmd_dscp: 43
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea tunnelidx: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea tunnell2idx: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6dipshift: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6blocksize: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6updatedipfromsrh: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6updatesrh: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea srv6popsrh: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmdsrcport: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmddstport: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmdprotocol: 59
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingmdl4attr: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea iecookie0: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea iecookie1: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ingl2aintf: 4096
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrl2aintf: 2048
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea nh: 200
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea csig_type: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea csig_wide_format: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea csig_invalid: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ect: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea trimmable: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea localtrimming: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea earlyqdiscardeligible: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea l1_prun_id: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea egrmd_mplsttlmode: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ptp: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flowlet_disabled: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea mirrormgid: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_outer_toomanyhdr: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_vlan0: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_vlan1: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_csigwide: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_csigcompact: 1
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_mpls: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_ip_ip4: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_ip_ip6: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea flag_ip_udp_vxlan: 0
[csig_l3unicast.py] [pktgen] mhe[0] ia2ea ip_udp_payload_offset: 31
[csig_l3unicast.py] [pktgen] mhe[0] tm c0_eop: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm c0_eport: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm spdd_trace_tag: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm bts: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm csig_val: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm src_port: 2
[csig_l3unicast.py] [pktgen] mhe[0] tm eport: 1
[csig_l3unicast.py] [pktgen] mhe[0] tm ce: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm ct: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm c2cpu: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm mirror: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm dod: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm repl_copy: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm repl_id: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm repl_id_first: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm pipe_qid: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm pkt_length: 188
[csig_l3unicast.py] [pktgen] mhe[0] tm trimmed: 0
[csig_l3unicast.py] [pktgen] mhe[0] tm sch_tag_id: 0
[csig_l3unicast.py]
[csig_l3unicast.py] Received Pkt:
[csig_l3unicast.py] 0000 00 55 44 33 22 11 DC BA 98 76 54 32 81 00 00 C8 .UD3"....vT2....
[csig_l3unicast.py] 0010 09 01 00 00 86 DD 6A D0 00 00 00 80 3B 3F 20 01 ......j.....;? .
[csig_l3unicast.py] 0020 00 00 00 00 00 00 00 00 00 00 00 00 00 02 20 01 .............. .
[csig_l3unicast.py] 0030 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 00 ................
[csig_l3unicast.py] 0040 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] 0050 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] 0060 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] 0070 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] 0080 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] 0090 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] 00a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] 00b0 00 00 00 00 00 00 00 00 ........
[csig_l3unicast.py]
[csig_l3unicast.py] Expected Pkt:
[csig_l3unicast.py] 0000 00 55 44 33 22 11 DC BA 98 76 54 32 81 00 00 C8 .UD3"....vT2....
[csig_l3unicast.py] 0010 09 01 00 00 86 DD 6A D0 00 00 00 80 3B 3F 20 01 ......j.....;? .
[csig_l3unicast.py] 0020 00 00 00 00 00 00 00 00 00 00 00 00 00 02 20 01 .............. .
[csig_l3unicast.py] 0030 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 00 ................
[csig_l3unicast.py] 0040 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] 0050 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] 0060 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] 0070 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] 0080 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] 0090 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] 00a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[csig_l3unicast.py] 00b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ..............
[csig_l3unicast.py]
[csig_l3unicast.py] Packet Diff:
[csig_l3unicast.py] | Received | Expected
[csig_l3unicast.py] -------------------------------------------------------------------------------------------------------
[csig_l3unicast.py] | ###[ Ethernet ]### | ###[ Ethernet ]###
[csig_l3unicast.py] | dst = 00:55:44:33:22:11 | dst = 00:55:44:33:22:11
[csig_l3unicast.py] | src = dc:ba:98:76:54:32 | src = dc:ba:98:76:54:32
[csig_l3unicast.py] | type = n_802_1Q | type = n_802_1Q
[csig_l3unicast.py] | ###[ 802.1Q ]### | ###[ 802.1Q ]###
[csig_l3unicast.py] | prio = 0 | prio = 0
[csig_l3unicast.py] | id = 0 | id = 0
[csig_l3unicast.py] | vlan = 200 | vlan = 200
[csig_l3unicast.py] | type = 0x901 | type = 0x901
[csig_l3unicast.py] | ###[ CSIGCompact ]### | ###[ CSIGCompact ]###
[csig_l3unicast.py] | t = 0 | t = 0
[csig_l3unicast.py] | r = 0 | r = 0
[csig_l3unicast.py] | s = 0 | s = 0
[csig_l3unicast.py] | lm = 0 | lm = 0
[csig_l3unicast.py] | d = 0 | d = 0
[csig_l3unicast.py] | type = IPv6 | type = IPv6
[csig_l3unicast.py] | ###[ IPv6 ]### | ###[ IPv6 ]###
[csig_l3unicast.py] | version = 6 | version = 6
[csig_l3unicast.py] | tc = 173 | tc = 173
[csig_l3unicast.py] | fl = 0 | fl = 0
[csig_l3unicast.py] | plen = 128 | plen = 128
[csig_l3unicast.py] | nh = No Next Header | nh = No Next Header
[csig_l3unicast.py] | hlim = 63 | hlim = 63
[csig_l3unicast.py] | src = 2001::2 [Teredo srv: 0.0.0.0 cli: 255.255.255.253:65535] | src = 2001::2 [Teredo srv: 0.0.0.0 cli: 255.255.255.253:65535]
[csig_l3unicast.py] | dst = 2001::1 [Teredo srv: 0.0.0.0 cli: 255.255.255.254:65535] | dst = 2001::1 [Teredo srv: 0.0.0.0 cli: 255.255.255.254:65535]
[csig_l3unicast.py] | ###[ Raw ]### | ###[ Raw ]###
[csig_l3unicast.py] ! | load = '\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00' | load = '\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00'
[csig_l3unicast.py] Traceback (most recent call last):
[csig_l3unicast.py] File "/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test/csig_l3unicast.py", line 98, in <module>
[csig_l3unicast.py] CsigHeaderL3Unicast().run()
[csig_l3unicast.py] File "/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test/csig_l3unicast.py", line 95, in run
[csig_l3unicast.py] self.verifyPkts( self.egressPort, check )
[csig_l3unicast.py] File "/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test/p4testlib.py", line 525, in verifyPkts
[csig_l3unicast.py] verify( pkts )
[csig_l3unicast.py] File "/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test/csig_l3unicast.py", line 94, in check
[csig_l3unicast.py] self.comparePacket( pkts[ 0 ], expPkt )
[csig_l3unicast.py] File "/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test/p4testlib.py", line 645, in comparePacket
[csig_l3unicast.py] assert equal, "Packet mismatch"
[csig_l3unicast.py] ^^^^^
[csig_l3unicast.py] AssertionError: Packet mismatch
[csig_l3unicast.py] WARNING: rmmod failed: rmmod: ERROR: Module paris_dev is in use
[csig_l3unicast.py] ╭──────────────────────────────── Shadow Validation ────────────────────────────────╮
[csig_l3unicast.py] │ validate: 4045/4045 PASS 0 MISMATCH 0 ERR │
[csig_l3unicast.py] │ (log: /tmp/platform-test_blzjmu9s/csig_l3unicast.py/shadow_validation.txt) │
[csig_l3unicast.py] │ │
[csig_l3unicast.py] │ Table rows PASS FAIL ERR │
[csig_l3unicast.py] │ cpuAndMirrorPacketEncap 8 8 0 0 │
[csig_l3unicast.py] │ cpuReasonCodeToCpuQidIcos 26 26 0 0 │
[csig_l3unicast.py] │ csigIngressExtract 30 30 0 0 │
[csig_l3unicast.py] │ csigNormalizeValues 30 30 0 0 │
[csig_l3unicast.py] │ csigPortCheck 1 1 0 0 │
[csig_l3unicast.py] │ ecmpFixup 2 2 0 0 │
[csig_l3unicast.py] │ ecmpHashMixEnable 2 2 0 0 │
[csig_l3unicast.py] │ ecmpHashSelection 66 66 0 0 │
[csig_l3unicast.py] │ egrChipModeSel 2 2 0 0 │
[csig_l3unicast.py] │ egrVlanCheck 4 4 0 0 │
[csig_l3unicast.py] │ egressIntfMac 4 4 0 0 │
[csig_l3unicast.py] │ egressPortDropCheck 31 31 0 0 │
[csig_l3unicast.py] │ encapDecap 160 160 0 0 │
[csig_l3unicast.py] │ eosIntfToPhysical 24 24 0 0 │
[csig_l3unicast.py] │ fabricLagAttr 2 2 0 0 │
[csig_l3unicast.py] │ finalDropControl 95 95 0 0 │
[csig_l3unicast.py] │ ingChipModeSel 2 2 0 0 │
[csig_l3unicast.py] │ ingVlanCheck 2178 2178 0 0 │
[csig_l3unicast.py] │ ingressPortDropCheck 21 21 0 0 │
[csig_l3unicast.py] │ ipv4Lpm 4 4 0 0 │
[csig_l3unicast.py] │ ipv6Lpm 16 16 0 0 │
[csig_l3unicast.py] │ l2DmacCompress 10 10 0 0 │
[csig_l3unicast.py] │ l2DomainLookup 11 11 0 0 │
[csig_l3unicast.py] │ l3DmacCheck 14 14 0 0 │
[csig_l3unicast.py] │ lagHashMixEnable 2 2 0 0 │
[csig_l3unicast.py] │ lagHashSelection 66 66 0 0 │
[csig_l3unicast.py] │ mdgRemap 8 8 0 0 │
[csig_l3unicast.py] │ mplsLookup 4 4 0 0 │
[csig_l3unicast.py] │ nextHop 12 12 0 0 │
[csig_l3unicast.py] │ normalizeDscp 5 5 0 0 │
[csig_l3unicast.py] │ systemAcl 995 995 0 0 │
[csig_l3unicast.py] │ taggedPktToL3 2 2 0 0 │
[csig_l3unicast.py] │ wredAction 208 208 0 0 │
[csig_l3unicast.py] │ TOTAL 4045 4045 0 0 │
[csig_l3unicast.py] ╰───────────────────────────────────────────────────────────────────────────────────╯
[csig_l3unicast.py] ╭──────────────────────────── Paris SDK Ops Statistics ─────────────────────────────╮
[csig_l3unicast.py] │ Paris SDK Ops 204 │
[csig_l3unicast.py] │ Passed 204 │
[csig_l3unicast.py] │ Failed 0 │
[csig_l3unicast.py] ╰───────────────────────────────────────────────────────────────────────────────────╯
[csig_l3unicast.py] Completed in 1m30.3s
============================================================
FAILED:
csig_l3unicast.py
Results: 1 test(s) — 0 passed, 1 failed
============================================================
RESULT: FAIL (90s)
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment