Skip to content

Instantly share code, notes, and snippets.

@dsebastian-arista

dsebastian-arista/ecn_marking_pipe_ECT1.run.2026-07-10.txt

Created July 11, 2026 04:45
Show Gist options

  • Select an option

    Learn more about clone URLs
  • Save dsebastian-arista/fab748dabcf5125ee91eb3c325b59af6 to your computer and use it in GitHub Desktop.

Select an option

Learn more about clone URLs
Save dsebastian-arista/fab748dabcf5125ee91eb3c325b59af6 to your computer and use it in GitHub Desktop.
Download ZIP
Raw
ecn_marking_pipe_ECT1.run.2026-07-10.txt
Test: ecn_marking_pipe_ECT1
Date: Fri Jul 10 11:29:07 AM UTC 2026
FPGA_VERSION: 106.1
Bit: /persist2/releases/hw.pp.rel106.1/hello_pp-vpk180-rel106.1.pdi
========================================
=== FPGA PROGRAMMING (version 106.1)
========================================
# ------------------------------------------------------------------------------
# Maggie testing application
# - FPGA Programming In Progress : /persist2/releases/hw.pp.rel106.1/hello_pp-vpk180-rel106.1.pdi
# - FPGA Programming Complete
# - IIC : Port opened on ftdi://ftdi:4232:P1ABSDE36/2 to DEVICEID 0x58 at 1000.0kHz
# - PCIE : Port opened on 0000:21:00.0
# - QSPI : Detected Micron manufacturer ID: 0x20 Device ID: 0xbb21
# - UART : Port opened on ftdi://ftdi:4232:P1ABSDE36/3 at 115200 baud
FPGA programmed OK (78s)
========================================
=== TEST RUN
========================================
[run_tests] run tmpdir: /tmp/platform-test_vkdpemtu
[run_tests] cpus=24 sem limits: SEMMSL=32000 SEMMNS=1024000000 SEMOPM=500 SEMMNI=32000
PYTHONPATH=/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test:/home/dsebastian/workspace/aif/platform-test/prebuilt:/home/dsebastian/workspace/aif/platform-test:/home/dsebastian/workspace/aif/platform-test/submodules/sys-sw/install/python:/home/dsebastian/workspace/aif/platform-test/submodules/sys-sw/paris-driver/src/Common/testlib:/home/dsebastian/workspace/aif/platform-test/prebuilt/gen-py/aswitch:/home/dsebastian/workspace/aif/platform-test/prebuilt/gen-py/bm_runtime:/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/submodules/behavioral-model/targets/a1na_switch:/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/submodules/behavioral-model/tools
LD_LIBRARY_PATH=/home/dsebastian/workspace/aif/platform-test/submodules/sys-sw/install/lib
A1_PLATFORM=fpga
A1_SYS_SW_PATH=/home/dsebastian/workspace/aif/platform-test/submodules/sys-sw
A1NA_SWITCH=/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/submodules/behavioral-model/build-p4p/targets/a1na_switch/a1na_switch
ASAN_OPTIONS=verify_asan_link_order=0:detect_leaks=0:intercept_throw=0
CRYPTOGRAPHY_OPENSSL_NO_LEGACY=1
[ecn_marking_pipe_ECT1.py] [devicelib] PRISM_SHM_ROOT=/tmp/platform-test_vkdpemtu/ecn_marking_pipe_ECT1.py/prism pid=1087708
[ecn_marking_pipe_ECT1.py]
[ecn_marking_pipe_ECT1.py] --- SDK version ---
[ecn_marking_pipe_ECT1.py] {"a1-silicon": "a1_main_regr_07_03_26_v1", "p4-programs-build": "a2pp-2026-0619", "platform": "fpga"}
[ecn_marking_pipe_ECT1.py]
[ecn_marking_pipe_ECT1.py]
[ecn_marking_pipe_ECT1.py] --- Kernel module setup ---
[ecn_marking_pipe_ECT1.py] Found FPGA at 0000:21:00.0
[ecn_marking_pipe_ECT1.py] Loading /home/dsebastian/workspace/aif/platform-test/submodules/sys-sw/build/paris-driver/src/KernelModule/paris_dev.ko ...
[ecn_marking_pipe_ECT1.py] 0000:21:00.0 already bound
[ecn_marking_pipe_ECT1.py] /dev/paris_main ready
[ecn_marking_pipe_ECT1.py]
[ecn_marking_pipe_ECT1.py] --- Creating HwPcie + Ham ---
[ecn_marking_pipe_ECT1.py] HwPcie + Ham created (BAR size=0x8000000)
[ecn_marking_pipe_ECT1.py]
[ecn_marking_pipe_ECT1.py] --- FPGA version ---
[ecn_marking_pipe_ECT1.py] {"PROJECT": "hello_pp-vpk180", "ARISTA_FDK_VERSION": "3.1.1", "BUILD_VERSION": "106.1", "PP_VERSION": "C41", "PP_FILENAME": "a2pp-2026-0629/ppu_top-0702a.svm", "AIFABRICS_HASH": "c940ed75122742f487e56fbabba6efdf8761432b", "FPGAEMU_HASH": "dfed8809adc05913c2e66fd2ca18176aa840b1bb", "TIMESTAMP": "2026-07-10 01:50:04 UTC"}
[ecn_marking_pipe_ECT1.py] WARNING: FPGA/SDK p4-programs-build version mismatch -- may not work as intended
[ecn_marking_pipe_ECT1.py] FPGA PP_VERSION: C41
[ecn_marking_pipe_ECT1.py] SDK p4-programs-build: a2pp-2026-0619
[ecn_marking_pipe_ECT1.py]
[ecn_marking_pipe_ECT1.py] --- ILDMA channel reset ---
[ecn_marking_pipe_ECT1.py] ctrl=0x00000001 intr=0x00000000 fsm=0x00000000
[ecn_marking_pipe_ECT1.py] [parserValueSetAdd] SwitchIngressParser.tpidCSIGCompact: set compact=0x0901 wide=0x0000 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=0 csig64=0x0000
[ecn_marking_pipe_ECT1.py] [parserValueSetAdd] SwitchEgressParser.tpidDecapCSIGCompact: set compact=0x0901 wide=0x0000 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=0 csig64=0x0000
[ecn_marking_pipe_ECT1.py] [parserValueSetAdd] SwitchEgressParser.tpidCSIGCompact: set compact=0x0901 wide=0x0000 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=0 csig64=0x0000
[ecn_marking_pipe_ECT1.py] [parserValueSetAdd] SwitchIngressParser.tpidCSIGWide: set compact=0x0901 wide=0x0902 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=1 csig64=0x0902
[ecn_marking_pipe_ECT1.py] [parserValueSetAdd] SwitchEgressParser.tpidDecapCSIGWide: set compact=0x0901 wide=0x0902 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=1 csig64=0x0902
[ecn_marking_pipe_ECT1.py] [parserValueSetAdd] SwitchEgressParser.tpidCSIGWide: set compact=0x0901 wide=0x0902 readback rv=0 csig32_valid=1 csig32=0x0901 csig64_valid=1 csig64=0x0902
[ecn_marking_pipe_ECT1.py] ### mgid 131 device 0 rids [[0, [2], (0, 0, 1)]]
[ecn_marking_pipe_ECT1.py] ### mgid 232 device 0 rids [[0, [1], (0, 0, 1)]]
[ecn_marking_pipe_ECT1.py] pvs_add completed
[ecn_marking_pipe_ECT1.py] [pktgen] pre-send emrg=0 mirr=0 bcnt=0
[ecn_marking_pipe_ECT1.py] [pktgen] tm_meta 0x4003818=0x00000000 0x400381c=0x04000000 0x4003820=0x00000000 0x4003824=0x00000000 0x4003814=0x00000001
[ecn_marking_pipe_ECT1.py] [pktgen] post-send ctrl=0xffffffff emrg=1 mirr=0 bcnt=0
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0]: portId=1 err=0 discard=0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm: eport=1 c2cpu=0 mirror=0 bts=0 dod=0 ce=0 ct=0 csig_val=0x00000 trimmed=0
[ecn_marking_pipe_ECT1.py] [pktgen] counts: emrg=1 mirr=0 bcnt=0
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0]: portId=1 err=0 discard=0 new_len=102 bcntBytes=0 bcntPort=0 bcntErr=0
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 0000 00 00 08 00 C0 00 00 00 00 00 0C CC 00 00 00 00 ................
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 0010 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 0020 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 0030 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 0040 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 0050 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 0060 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 0070 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 0080 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 0090 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 00a0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 00b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 00c0 00 00 00 00 40 00 00 00 95 56 56 1E 56 1B 94 0D ....@....VV.V...
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 00d0 0C 59 10 5B 1A 19 8C 59 16 56 13 9B CD 90 4D DD .Y.[...Y.V....M.
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 00e0 95 5B 55 5B 9B 8C 11 5C 95 1A 5B DE 1E 93 99 0D .[U[...\..[.....
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 00f0 9D DC 1B 5D 52 1C 92 9E 59 D2 91 5E 14 11 5B D0 ...]R...Y..^..[.
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 0100 D6 1D 9B 1A 54 93 DB 9B 45 00 40 40 40 40 40 40 ....T...E.@@@@@@
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 0110 0F C0 18 FE 00 00 40 00 11 6B 40 15 95 0C 82 00 ......@..k@.....
[ecn_marking_pipe_ECT1.py] [pktgen] emrg[0] raw 0120 77 2E A6 1D 51 0C C8 84 00 01 00 15 w...Q.......
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0]: port=1 bcnt=98 eop=1 err=0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea: inport=2 dmac=00:55:44:33:22:11 l2dom=200 routed=1 nh=0x0064 vlan0=0 vlan1=0 ip4=0 ip6=0 l4proto=0 srcport=0 dstport=0 csigcmp=0 csigwide=0 csig_type=0 csig_wf=0 csig_inv=0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm: eport=1 pkt_len=102 c2cpu=0 mirror=0 repl_id=0x0000 pipe_qid=0 sch_tag=0x000
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea ingress_timestamp: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea egrmd_ingressport: 2
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea decaplen: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea egrmd_cpureasoncode: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea egrmd_decaptype: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea egrmd_dmac: '00:55:44:33:22:11'
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea egrmd_egrl2domain: 200
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea egrmd_encaptype: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea egrmd_ingressporttype: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea egrmd_routed: 1
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea hashmd_lag: 51846
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea icos: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea ingmd_ingl2domain: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea phase0_switchport: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea qosmd_cfi: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea qosmd_cos: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea qosmd_exp: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea qosmd_ecn: 1
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea qosmd_dscp: 43
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea tunnelidx: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea tunnell2idx: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea srv6dipshift: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea srv6blocksize: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea srv6updatedipfromsrh: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea srv6updatesrh: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea srv6popsrh: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea ingmdsrcport: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea ingmddstport: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea ingmdprotocol: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea ingmdl4attr: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea iecookie0: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea iecookie1: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea ingl2aintf: 4096
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea egrl2aintf: 2048
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea nh: 100
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea csig_type: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea csig_wide_format: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea csig_invalid: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea ect: 1
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea trimmable: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea localtrimming: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea earlyqdiscardeligible: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea l1_prun_id: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea egrmd_mplsttlmode: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea ptp: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea flowlet_disabled: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea mirrormgid: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea flag_outer_toomanyhdr: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea flag_vlan0: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea flag_vlan1: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea flag_csigwide: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea flag_csigcompact: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea flag_mpls: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea flag_ip_ip4: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea flag_ip_ip6: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea flag_ip_udp_vxlan: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] ia2ea ip_udp_payload_offset: 17
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm c0_eop: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm c0_eport: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm spdd_trace_tag: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm bts: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm csig_val: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm src_port: 2
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm eport: 1
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm ce: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm ct: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm c2cpu: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm mirror: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm dod: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm repl_copy: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm repl_id: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm repl_id_first: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm pipe_qid: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm pkt_length: 102
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm trimmed: 0
[ecn_marking_pipe_ECT1.py] [pktgen] mhe[0] tm sch_tag_id: 0
[ecn_marking_pipe_ECT1.py]
[ecn_marking_pipe_ECT1.py] Received Pkt:
[ecn_marking_pipe_ECT1.py] 0000 00 55 44 33 22 11 DC BA 98 76 54 32 08 00 45 AD .UD3"....vT2..E.
[ecn_marking_pipe_ECT1.py] 0010 00 54 00 01 00 00 3F 00 63 F9 01 01 01 01 14 01 .T....?.c.......
[ecn_marking_pipe_ECT1.py] 0020 01 01 52 4F 6E 6F 58 76 6C 68 50 45 6F 41 67 4A ..ROnoXvlhPEoAgJ
[ecn_marking_pipe_ECT1.py] 0030 45 79 48 72 4A 7A 77 70 6D 74 7A 4E 64 36 54 69 EyHrJzwpmtzNd6Ti
[ecn_marking_pipe_ECT1.py] 0040 6F 7A 6E 30 45 72 55 6D 55 6F 36 41 37 74 59 58 ozn0ErUmUo6A7tYX
[ecn_marking_pipe_ECT1.py] 0050 4E 6C 68 66 31 64 31 64 41 6D 58 6E 50 36 55 59 Nlhf1d1dAmXnP6UY
[ecn_marking_pipe_ECT1.py] 0060 58 79 Xy
[ecn_marking_pipe_ECT1.py]
[ecn_marking_pipe_ECT1.py] Expected Pkt:
[ecn_marking_pipe_ECT1.py] 0000 00 55 44 33 22 11 DC BA 98 76 54 32 08 00 45 AF .UD3"....vT2..E.
[ecn_marking_pipe_ECT1.py] 0010 00 54 00 01 00 00 3F 00 63 F7 01 01 01 01 14 01 .T....?.c.......
[ecn_marking_pipe_ECT1.py] 0020 01 01 52 4F 6E 6F 58 76 6C 68 50 45 6F 41 67 4A ..ROnoXvlhPEoAgJ
[ecn_marking_pipe_ECT1.py] 0030 45 79 48 72 4A 7A 77 70 6D 74 7A 4E 64 36 54 69 EyHrJzwpmtzNd6Ti
[ecn_marking_pipe_ECT1.py] 0040 6F 7A 6E 30 45 72 55 6D 55 6F 36 41 37 74 59 58 ozn0ErUmUo6A7tYX
[ecn_marking_pipe_ECT1.py] 0050 4E 6C 68 66 31 64 31 64 41 6D 58 6E 50 36 55 59 Nlhf1d1dAmXnP6UY
[ecn_marking_pipe_ECT1.py] 0060 58 79 Xy
[ecn_marking_pipe_ECT1.py]
[ecn_marking_pipe_ECT1.py] Packet Diff:
[ecn_marking_pipe_ECT1.py] | Received | Expected
[ecn_marking_pipe_ECT1.py] -------------------------------------------------------------------------------------------------------
[ecn_marking_pipe_ECT1.py] | ###[ Ethernet ]### | ###[ Ethernet ]###
[ecn_marking_pipe_ECT1.py] | dst = 00:55:44:33:22:11 | dst = 00:55:44:33:22:11
[ecn_marking_pipe_ECT1.py] | src = dc:ba:98:76:54:32 | src = dc:ba:98:76:54:32
[ecn_marking_pipe_ECT1.py] | type = IPv4 | type = IPv4
[ecn_marking_pipe_ECT1.py] | ###[ IP ]### | ###[ IP ]###
[ecn_marking_pipe_ECT1.py] | version = 4 | version = 4
[ecn_marking_pipe_ECT1.py] | ihl = 5 | ihl = 5
[ecn_marking_pipe_ECT1.py] ! | tos = 0xad | tos = 0xaf
[ecn_marking_pipe_ECT1.py] | len = 84 | len = 84
[ecn_marking_pipe_ECT1.py] | id = 1 | id = 1
[ecn_marking_pipe_ECT1.py] | flags = | flags =
[ecn_marking_pipe_ECT1.py] | frag = 0 | frag = 0
[ecn_marking_pipe_ECT1.py] | ttl = 63 | ttl = 63
[ecn_marking_pipe_ECT1.py] | proto = hopopt | proto = hopopt
[ecn_marking_pipe_ECT1.py] ! | chksum = 0x63f9 | chksum = 0x63f7
[ecn_marking_pipe_ECT1.py] | src = 1.1.1.1 | src = 1.1.1.1
[ecn_marking_pipe_ECT1.py] | dst = 20.1.1.1 | dst = 20.1.1.1
[ecn_marking_pipe_ECT1.py] | \options \ | \options \
[ecn_marking_pipe_ECT1.py] | ###[ Raw ]### | ###[ Raw ]###
[ecn_marking_pipe_ECT1.py] | load = 'ROnoXvlhPEoAgJEyHrJzwpmtzNd6Tiozn0ErUmUo6A7tYXNlhf1d1dAmXnP6UYXy' | load = 'ROnoXvlhPEoAgJEyHrJzwpmtzNd6Tiozn0ErUmUo6A7tYXNlhf1d1dAmXnP6UYXy'
[ecn_marking_pipe_ECT1.py] Traceback (most recent call last):
[ecn_marking_pipe_ECT1.py] File "/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test/ecn_marking_pipe_ECT1.py", line 13, in <module>
[ecn_marking_pipe_ECT1.py] EcnMarkingPipeECT1().run()
[ecn_marking_pipe_ECT1.py] File "/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test/ecn_marking.py", line 576, in run
[ecn_marking_pipe_ECT1.py] self.runOnDevice( devices=[ 0 ] )
[ecn_marking_pipe_ECT1.py] File "/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test/ecn_marking.py", line 560, in runOnDevice
[ecn_marking_pipe_ECT1.py] self.testIpv4( devices )
[ecn_marking_pipe_ECT1.py] File "/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test/ecn_marking.py", line 165, in testIpv4
[ecn_marking_pipe_ECT1.py] testIter( self, devices, tos, congestedTos )
[ecn_marking_pipe_ECT1.py] File "/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test/ecn_marking.py", line 153, in testIter
[ecn_marking_pipe_ECT1.py] self.sendAndReceive( pkt, expPkt )
[ecn_marking_pipe_ECT1.py] File "/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test/ecn_marking.py", line 137, in sendAndReceive
[ecn_marking_pipe_ECT1.py] self.verifyPkts( self.egressPort, check )
[ecn_marking_pipe_ECT1.py] File "/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test/p4testlib.py", line 525, in verifyPkts
[ecn_marking_pipe_ECT1.py] verify( pkts )
[ecn_marking_pipe_ECT1.py] File "/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test/ecn_marking.py", line 136, in check
[ecn_marking_pipe_ECT1.py] self.comparePacket( pkts[ 0 ], expPkt )
[ecn_marking_pipe_ECT1.py] File "/home/dsebastian/workspace/aif/platform-test/submodules/p4-programs/test/p4testlib.py", line 645, in comparePacket
[ecn_marking_pipe_ECT1.py] assert equal, "Packet mismatch"
[ecn_marking_pipe_ECT1.py] ^^^^^
[ecn_marking_pipe_ECT1.py] AssertionError: Packet mismatch
[ecn_marking_pipe_ECT1.py] WARNING: rmmod failed: rmmod: ERROR: Module paris_dev is in use
[ecn_marking_pipe_ECT1.py] ╭──────────────────────────────── Shadow Validation ────────────────────────────────╮
[ecn_marking_pipe_ECT1.py] │ validate: 9305/9305 PASS 0 MISMATCH 0 ERR │
[ecn_marking_pipe_ECT1.py] │ (log: /tmp/platform-test_vkdpemtu/ecn_marking_pipe_ECT1.py/shadow_validation… │
[ecn_marking_pipe_ECT1.py] │ │
[ecn_marking_pipe_ECT1.py] │ Table rows PASS FAIL ERR │
[ecn_marking_pipe_ECT1.py] │ cpuAndMirrorPacketEncap 8 8 0 0 │
[ecn_marking_pipe_ECT1.py] │ cpuReasonCodeToCpuQidIcos 26 26 0 0 │
[ecn_marking_pipe_ECT1.py] │ csigIngressExtract 30 30 0 0 │
[ecn_marking_pipe_ECT1.py] │ csigNormalizeValues 30 30 0 0 │
[ecn_marking_pipe_ECT1.py] │ ecmpFixup 2 2 0 0 │
[ecn_marking_pipe_ECT1.py] │ ecmpHashMixEnable 2 2 0 0 │
[ecn_marking_pipe_ECT1.py] │ ecmpHashSelection 66 66 0 0 │
[ecn_marking_pipe_ECT1.py] │ egrChipModeSel 2 2 0 0 │
[ecn_marking_pipe_ECT1.py] │ egrVlanCheck 4 4 0 0 │
[ecn_marking_pipe_ECT1.py] │ egressIntfMac 4 4 0 0 │
[ecn_marking_pipe_ECT1.py] │ egressPortDropCheck 31 31 0 0 │
[ecn_marking_pipe_ECT1.py] │ encapDecap 160 160 0 0 │
[ecn_marking_pipe_ECT1.py] │ eosIntfToPhysical 24 24 0 0 │
[ecn_marking_pipe_ECT1.py] │ fabricLagAttr 2 2 0 0 │
[ecn_marking_pipe_ECT1.py] │ finalDropControl 95 95 0 0 │
[ecn_marking_pipe_ECT1.py] │ ingChipModeSel 2 2 0 0 │
[ecn_marking_pipe_ECT1.py] │ ingVlanCheck 2178 2178 0 0 │
[ecn_marking_pipe_ECT1.py] │ ingressPortDropCheck 21 21 0 0 │
[ecn_marking_pipe_ECT1.py] │ ipv4Lpm 8 8 0 0 │
[ecn_marking_pipe_ECT1.py] │ ipv6Lpm 35 35 0 0 │
[ecn_marking_pipe_ECT1.py] │ l2DmacCompress 10 10 0 0 │
[ecn_marking_pipe_ECT1.py] │ l2DomainLookup 22 22 0 0 │
[ecn_marking_pipe_ECT1.py] │ l3DmacCheck 14 14 0 0 │
[ecn_marking_pipe_ECT1.py] │ lagHashMixEnable 2 2 0 0 │
[ecn_marking_pipe_ECT1.py] │ lagHashSelection 66 66 0 0 │
[ecn_marking_pipe_ECT1.py] │ mdgRemap 8 8 0 0 │
[ecn_marking_pipe_ECT1.py] │ mplsLookup 4 4 0 0 │
[ecn_marking_pipe_ECT1.py] │ nextHop 13 13 0 0 │
[ecn_marking_pipe_ECT1.py] │ nextHopOverlay 5 5 0 0 │
[ecn_marking_pipe_ECT1.py] │ normalizeDscp 5 5 0 0 │
[ecn_marking_pipe_ECT1.py] │ systemAcl 995 995 0 0 │
[ecn_marking_pipe_ECT1.py] │ tcModeSelect 2 2 0 0 │
[ecn_marking_pipe_ECT1.py] │ tunnelActionData 5 5 0 0 │
[ecn_marking_pipe_ECT1.py] │ tunnelAttr 4098 4098 0 0 │
[ecn_marking_pipe_ECT1.py] │ tunnelDipV4 2 2 0 0 │
[ecn_marking_pipe_ECT1.py] │ tunnelDipV6 2 2 0 0 │
[ecn_marking_pipe_ECT1.py] │ tunnelL2IdxToPort 1026 1026 0 0 │
[ecn_marking_pipe_ECT1.py] │ tunnelL2Info 3 3 0 0 │
[ecn_marking_pipe_ECT1.py] │ tunnelTermination 51 51 0 0 │
[ecn_marking_pipe_ECT1.py] │ tunnelVniAndVti 4 4 0 0 │
[ecn_marking_pipe_ECT1.py] │ untaggedPktToL3 2 2 0 0 │
[ecn_marking_pipe_ECT1.py] │ vlanEncap 10 10 0 0 │
[ecn_marking_pipe_ECT1.py] │ vxlanVarp 16 16 0 0 │
[ecn_marking_pipe_ECT1.py] │ vxlanVniResolution 2 2 0 0 │
[ecn_marking_pipe_ECT1.py] │ wredAction 208 208 0 0 │
[ecn_marking_pipe_ECT1.py] │ TOTAL 9305 9305 0 0 │
[ecn_marking_pipe_ECT1.py] ╰───────────────────────────────────────────────────────────────────────────────────╯
[ecn_marking_pipe_ECT1.py] ╭──────────────────────────── Paris SDK Ops Statistics ─────────────────────────────╮
[ecn_marking_pipe_ECT1.py] │ Paris SDK Ops 225 │
[ecn_marking_pipe_ECT1.py] │ Passed 225 │
[ecn_marking_pipe_ECT1.py] │ Failed 0 │
[ecn_marking_pipe_ECT1.py] ╰───────────────────────────────────────────────────────────────────────────────────╯
[ecn_marking_pipe_ECT1.py] Completed in 1m48.5s
============================================================
FAILED:
ecn_marking_pipe_ECT1.py
Results: 1 test(s) — 0 passed, 1 failed
============================================================
RESULT: FAIL (108s)
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment