Created
October 3, 2016 11:29
-
-
Save exjam/ef9a12853cf24c7368d012a83079464d to your computer and use it in GitHub Desktop.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| VertexShaderHeader | |
| index = 0 | |
| size = 416 | |
| mode = UniformRegister | |
| uniformBlockCount = 0 | |
| uniformVarCount = 1 | |
| uniformVars[0] | |
| name = uUser | |
| type = Matrix4x4 | |
| count = 1 | |
| offset = 0 | |
| block = -1 | |
| initialValueCount = 0 | |
| loopVarCount = 0 | |
| samplerVarCount = 0 | |
| attribVarCount = 3 | |
| attribVars[0] | |
| name = aColor | |
| type = Float4 | |
| count = 0 | |
| location = 0 | |
| attribVars[1] | |
| name = aTexCoord0 | |
| type = Float3 | |
| count = 0 | |
| location = 1 | |
| attribVars[2] | |
| name = aVertex | |
| type = Float3 | |
| count = 0 | |
| location = 2 | |
| ringItemsize = 0 | |
| hasStreamOut = 0 | |
| SQ_PGM_RESOURCES_VS | |
| NUM_GPRS = 4 | |
| STACK_SIZE = 1 | |
| DX10_CLAMP = false | |
| PRIME_CACHE_PGM_EN = false | |
| PRIME_CACHE_ON_DRAW = false | |
| FETCH_CACHE_LINES = 0 | |
| UNCACHED_FIRST_INST = false | |
| PRIME_CACHE_ENABLE = false | |
| PRIME_CACHE_ON_CONST = false | |
| VGT_PRIMITIVEID_EN | |
| PRIMITIVEID_EN = false | |
| SPI_VS_OUT_CONFIG | |
| VS_PER_COMPONENT = false | |
| VS_EXPORT_COUNT = 1 | |
| VS_EXPORTS_FOG = false | |
| VS_OUT_FOG_VEC_ADDR = 0 | |
| NUM_SPI_VS_OUT_ID = 1 | |
| SPI_VS_OUT_ID[0] | |
| SEMANTIC_0 = 0 | |
| SEMANTIC_1 = 1 | |
| SEMANTIC_2 = 255 | |
| SEMANTIC_3 = 255 | |
| PA_CL_VS_OUT_CNTL | |
| CLIP_DIST_ENA_0 = false | |
| CLIP_DIST_ENA_1 = false | |
| CLIP_DIST_ENA_2 = false | |
| CLIP_DIST_ENA_3 = false | |
| CLIP_DIST_ENA_4 = false | |
| CLIP_DIST_ENA_5 = false | |
| CLIP_DIST_ENA_6 = false | |
| CLIP_DIST_ENA_7 = false | |
| CULL_DIST_ENA_0 = false | |
| CULL_DIST_ENA_1 = false | |
| CULL_DIST_ENA_2 = false | |
| CULL_DIST_ENA_3 = false | |
| CULL_DIST_ENA_4 = false | |
| CULL_DIST_ENA_5 = false | |
| CULL_DIST_ENA_6 = false | |
| CULL_DIST_ENA_7 = false | |
| USE_VTX_POINT_SIZE = false | |
| USE_VTX_EDGE_FLAG = false | |
| USE_VTX_RENDER_TARGET_INDX = false | |
| USE_VTX_VIEWPORT_INDX = false | |
| USE_VTX_KILL_FLAG = false | |
| VS_OUT_MISC_VEC_ENA = false | |
| VS_OUT_CCDIST0_VEC_ENA = false | |
| VS_OUT_CCDIST1_VEC_ENA = false | |
| VS_OUT_MISC_SIDE_BUS_ENA = false | |
| USE_VTX_GS_CUT_FLAG = false | |
| SQ_VTX_SEMANTIC_CLEAR | |
| CLEAR = 4294967288 | |
| NUM_SQ_VTX_SEMANTIC = 3 | |
| SQ_VTX_SEMANTIC[0] | |
| SEMANTIC_ID = 0 | |
| SQ_VTX_SEMANTIC[1] | |
| SEMANTIC_ID = 1 | |
| SQ_VTX_SEMANTIC[2] | |
| SEMANTIC_ID = 2 | |
| VGT_STRMOUT_BUFFER_EN | |
| BUFFER_0_EN = false | |
| BUFFER_1_EN = false | |
| BUFFER_2_EN = false | |
| BUFFER_3_EN = false | |
| VGT_VERTEX_REUSE_BLOCK_CNTL | |
| VTX_REUSE_DEPTH = 14 | |
| VGT_HOS_REUSE_DEPTH | |
| REUSE_DEPTH = 16 | |
| VertexShaderProgram | |
| index = 0 | |
| size = 416 | |
| 00 CALL_FS NO_BARRIER | |
| 01 ALU ADDR(32) CNT(19) | |
| 0 w: MOV R127.w, (0x3F800000, 1) | |
| t: MOV R2.w, 0.0f | |
| 1 x: DOT4 R0.x, R3.x, C0.x | |
| y: DOT4 ____, R3.y, C0.y | |
| z: DOT4 ____, R3.z, C0.z | |
| w: DOT4 ____, PV0.w, C0.w | |
| 2 x: DOT4 ____, R3.x, C1.x | |
| y: DOT4 R0.y, R3.y, C1.y | |
| z: DOT4 ____, R3.z, C1.z | |
| w: DOT4 ____, R127.w, C1.w | |
| 3 x: DOT4 ____, R3.x, C2.x | |
| y: DOT4 ____, R3.y, C2.y | |
| z: DOT4 R0.z, R3.z, C2.z | |
| w: DOT4 ____, R127.w, C2.w | |
| 4 x: DOT4 ____, R3.x, C3.x | |
| y: DOT4 ____, R3.y, C3.y | |
| z: DOT4 ____, R3.z, C3.z | |
| w: DOT4 R0.w, R127.w, C3.w | |
| 02 EXP_DONE POS0, R0.xyzw | |
| 03 EXP PARAM0, R1.xyzw NO_BARRIER | |
| 04 EXP_DONE PARAM1, R2.xyzw NO_BARRIER | |
| 05 ALU ADDR(51) CNT(1) | |
| 5 x: NOP ____ | |
| 06 NOP | |
| PixelShaderHeader | |
| index = 0 | |
| size = 528 | |
| mode = UniformRegister | |
| uniformBlockCount = 0 | |
| uniformVarCount = 4 | |
| uniformVars[0] | |
| name = uInterpolateOffset | |
| type = Float4 | |
| count = 1 | |
| offset = 0 | |
| block = -1 | |
| uniformVars[1] | |
| name = uInterpolateWidth | |
| type = Float4 | |
| count = 1 | |
| offset = 4 | |
| block = -1 | |
| uniformVars[2] | |
| name = uShadowInterpolateOffset | |
| type = Float4 | |
| count = 1 | |
| offset = 8 | |
| block = -1 | |
| uniformVars[3] | |
| name = uShadowInterpolateWidth | |
| type = Float4 | |
| count = 1 | |
| offset = 12 | |
| block = -1 | |
| initialValueCount = 0 | |
| loopVarCount = 0 | |
| samplerVarCount = 1 | |
| samplerVars[0] | |
| name = uTextureSrc | |
| type = 10 | |
| location = 0 | |
| SQ_PGM_RESOURCES_PS | |
| NUM_GPRS = 3 | |
| STACK_SIZE = 0 | |
| DX10_CLAMP = false | |
| PRIME_CACHE_PGM_EN = false | |
| PRIME_CACHE_ON_DRAW = false | |
| FETCH_CACHE_LINES = 0 | |
| UNCACHED_FIRST_INST = false | |
| PRIME_CACHE_ENABLE = false | |
| PRIME_CACHE_ON_CONST = false | |
| CLAMP_CONSTS = false | |
| SQ_PGM_EXPORTS_PS | |
| EXPORT_MODE = 2 | |
| SPI_PS_IN_CONTROL_0 | |
| NUM_INTERP = 2 | |
| POSITION_ENA = false | |
| POSITION_CENTROID = false | |
| POSITION_ADDR = 0 | |
| PARAM_GEN = 0 | |
| PARAM_GEN_ADDR = 0 | |
| BARYC_SAMPLE_CNTL = 1 | |
| PERSP_GRADIENT_ENA = true | |
| LINEAR_GRADIENT_ENA = false | |
| POSITION_SAMPLE = false | |
| BARYC_AT_SAMPLE_ENA = false | |
| SPI_PS_IN_CONTROL_1 | |
| GEN_INDEX_PIX = false | |
| GEN_INDEX_PIX_ADDR = 0 | |
| FRONT_FACE_ENA = false | |
| FRONT_FACE_CHAN = 0 | |
| FRONT_FACE_ALL_BITS = false | |
| FRONT_FACE_ADDR = 0 | |
| FOG_ADDR = 0 | |
| FIXED_PT_POSITION_ENA = false | |
| FIXED_PT_POSITION_ADDR = 0 | |
| POSITION_ULC = false | |
| NUM_SPI_PS_INPUT_CNTL = 2 | |
| SPI_PS_INPUT_CNTL[0] | |
| SEMANTIC = 0 | |
| DEFAULT_VAL = 1 | |
| FLAT_SHADE = false | |
| SEL_CENTROID = false | |
| SEL_LINEAR = false | |
| CYL_WRAP = 0 | |
| PT_SPRITE_TEX = false | |
| SEL_SAMPLE = false | |
| SPI_PS_INPUT_CNTL[1] | |
| SEMANTIC = 1 | |
| DEFAULT_VAL = 1 | |
| FLAT_SHADE = false | |
| SEL_CENTROID = false | |
| SEL_LINEAR = false | |
| CYL_WRAP = 0 | |
| PT_SPRITE_TEX = false | |
| SEL_SAMPLE = false | |
| CB_SHADER_MASK | |
| OUTPUT0_ENABLE = 15 | |
| OUTPUT1_ENABLE = 0 | |
| OUTPUT2_ENABLE = 0 | |
| OUTPUT3_ENABLE = 0 | |
| OUTPUT4_ENABLE = 0 | |
| OUTPUT5_ENABLE = 0 | |
| OUTPUT6_ENABLE = 0 | |
| OUTPUT7_ENABLE = 0 | |
| CB_SHADER_CONTROL | |
| RT0_ENABLE = true | |
| RT1_ENABLE = false | |
| RT2_ENABLE = false | |
| RT3_ENABLE = false | |
| RT4_ENABLE = false | |
| RT5_ENABLE = false | |
| RT6_ENABLE = false | |
| RT7_ENABLE = false | |
| DB_SHADER_CONTROL | |
| Z_EXPORT_ENABLE = false | |
| STENCIL_REF_EXPORT_ENABLE = false | |
| Z_ORDER = 1 | |
| KILL_ENABLE = false | |
| COVERAGE_TO_MASK_ENABLE = false | |
| MASK_EXPORT_ENABLE = false | |
| DUAL_EXPORT_ENABLE = false | |
| EXEC_ON_HIER_FAIL = false | |
| EXEC_ON_NOOP = false | |
| ALPHA_TO_MASK_DISABLE = false | |
| SPI_INPUT_Z | |
| PROVIDE_Z_TO_SPI = false | |
| PixelShaderProgram | |
| index = 0 | |
| size = 528 | |
| 00 ALU ADDR(32) CNT(2) | |
| 0 x: SETGT_DX10 R2.x, R0.w, 0.0f | |
| z: RNDNE R1.z, R1.z | |
| 01 TEX ADDR(64) CNT(1) VALID_PIX | |
| 1 SAMPLE R1.xyzw, R1.xyzx, t0, s0 DENORM(Z) | |
| 02 ALU ADDR(34) CNT(20) | |
| 2 z: MULADD R123.z, R1.y, C1.y, C0.y | |
| w: MULADD R123.w, R1.x, C1.x, C0.x | |
| 3 x: MUL ____, R1.w, C1.w | |
| y: MULADD R123.y, R1.z, C1.z, C0.z | |
| z: MUL R127.z, R0.x, PV2.w | |
| w: MUL R127.w, R0.y, PV2.z | |
| 4 x: MUL R127.x, R0.z, PV3.y | |
| y: MUL R127.y, R0.w, PV3.x | |
| z: MULADD R123.z, R1.y, C3.y, C2.y | |
| w: MULADD R123.w, R1.x, C3.x, C2.x | |
| 5 x: MUL ____, R1.w, C3.w | |
| y: MULADD R123.y, R1.z, C3.z, C2.z | |
| z: MUL ____, R0.x, PV4.w | |
| w: MUL ____, R0.y, PV4.z | |
| 6 x: MUL ____, -R0.w, PV5.x | |
| y: CNDE_INT R0.y, R2.x, PV5.w, R127.w | |
| z: MUL ____, R0.z, PV5.y VEC_120 | |
| t: CNDE_INT R0.x, R2.x, PV5.z, R127.z | |
| 7 z: CNDE_INT R0.z, R2.x, PV6.z, R127.x | |
| w: CNDE_INT R0.w, R2.x, PV6.x, R127.y | |
| 03 EXP_DONE PIXEL0, R0.xyzw | |
| VertexShaderHeader | |
| index = 0 | |
| size = 416 | |
| mode = UniformRegister | |
| uniformBlockCount = 0 | |
| uniformVarCount = 1 | |
| uniformVars[0] | |
| name = uUser | |
| type = Matrix4x4 | |
| count = 1 | |
| offset = 0 | |
| block = -1 | |
| initialValueCount = 0 | |
| loopVarCount = 0 | |
| samplerVarCount = 0 | |
| attribVarCount = 3 | |
| attribVars[0] | |
| name = aColor | |
| type = Float4 | |
| count = 0 | |
| location = 0 | |
| attribVars[1] | |
| name = aTexCoord0 | |
| type = Float3 | |
| count = 0 | |
| location = 1 | |
| attribVars[2] | |
| name = aVertex | |
| type = Float3 | |
| count = 0 | |
| location = 2 | |
| ringItemsize = 0 | |
| hasStreamOut = 0 | |
| SQ_PGM_RESOURCES_VS | |
| NUM_GPRS = 4 | |
| STACK_SIZE = 1 | |
| DX10_CLAMP = false | |
| PRIME_CACHE_PGM_EN = false | |
| PRIME_CACHE_ON_DRAW = false | |
| FETCH_CACHE_LINES = 0 | |
| UNCACHED_FIRST_INST = false | |
| PRIME_CACHE_ENABLE = false | |
| PRIME_CACHE_ON_CONST = false | |
| VGT_PRIMITIVEID_EN | |
| PRIMITIVEID_EN = false | |
| SPI_VS_OUT_CONFIG | |
| VS_PER_COMPONENT = false | |
| VS_EXPORT_COUNT = 1 | |
| VS_EXPORTS_FOG = false | |
| VS_OUT_FOG_VEC_ADDR = 0 | |
| NUM_SPI_VS_OUT_ID = 1 | |
| SPI_VS_OUT_ID[0] | |
| SEMANTIC_0 = 0 | |
| SEMANTIC_1 = 1 | |
| SEMANTIC_2 = 255 | |
| SEMANTIC_3 = 255 | |
| PA_CL_VS_OUT_CNTL | |
| CLIP_DIST_ENA_0 = false | |
| CLIP_DIST_ENA_1 = false | |
| CLIP_DIST_ENA_2 = false | |
| CLIP_DIST_ENA_3 = false | |
| CLIP_DIST_ENA_4 = false | |
| CLIP_DIST_ENA_5 = false | |
| CLIP_DIST_ENA_6 = false | |
| CLIP_DIST_ENA_7 = false | |
| CULL_DIST_ENA_0 = false | |
| CULL_DIST_ENA_1 = false | |
| CULL_DIST_ENA_2 = false | |
| CULL_DIST_ENA_3 = false | |
| CULL_DIST_ENA_4 = false | |
| CULL_DIST_ENA_5 = false | |
| CULL_DIST_ENA_6 = false | |
| CULL_DIST_ENA_7 = false | |
| USE_VTX_POINT_SIZE = false | |
| USE_VTX_EDGE_FLAG = false | |
| USE_VTX_RENDER_TARGET_INDX = false | |
| USE_VTX_VIEWPORT_INDX = false | |
| USE_VTX_KILL_FLAG = false | |
| VS_OUT_MISC_VEC_ENA = false | |
| VS_OUT_CCDIST0_VEC_ENA = false | |
| VS_OUT_CCDIST1_VEC_ENA = false | |
| VS_OUT_MISC_SIDE_BUS_ENA = false | |
| USE_VTX_GS_CUT_FLAG = false | |
| SQ_VTX_SEMANTIC_CLEAR | |
| CLEAR = 4294967288 | |
| NUM_SQ_VTX_SEMANTIC = 3 | |
| SQ_VTX_SEMANTIC[0] | |
| SEMANTIC_ID = 0 | |
| SQ_VTX_SEMANTIC[1] | |
| SEMANTIC_ID = 1 | |
| SQ_VTX_SEMANTIC[2] | |
| SEMANTIC_ID = 2 | |
| VGT_STRMOUT_BUFFER_EN | |
| BUFFER_0_EN = false | |
| BUFFER_1_EN = false | |
| BUFFER_2_EN = false | |
| BUFFER_3_EN = false | |
| VGT_VERTEX_REUSE_BLOCK_CNTL | |
| VTX_REUSE_DEPTH = 14 | |
| VGT_HOS_REUSE_DEPTH | |
| REUSE_DEPTH = 16 | |
| VertexShaderProgram | |
| index = 0 | |
| size = 416 | |
| 00 CALL_FS NO_BARRIER | |
| 01 ALU ADDR(32) CNT(19) | |
| 0 w: MOV R127.w, (0x3F800000, 1) | |
| t: MOV R2.w, 0.0f | |
| 1 x: DOT4 R0.x, R3.x, C0.x | |
| y: DOT4 ____, R3.y, C0.y | |
| z: DOT4 ____, R3.z, C0.z | |
| w: DOT4 ____, PV0.w, C0.w | |
| 2 x: DOT4 ____, R3.x, C1.x | |
| y: DOT4 R0.y, R3.y, C1.y | |
| z: DOT4 ____, R3.z, C1.z | |
| w: DOT4 ____, R127.w, C1.w | |
| 3 x: DOT4 ____, R3.x, C2.x | |
| y: DOT4 ____, R3.y, C2.y | |
| z: DOT4 R0.z, R3.z, C2.z | |
| w: DOT4 ____, R127.w, C2.w | |
| 4 x: DOT4 ____, R3.x, C3.x | |
| y: DOT4 ____, R3.y, C3.y | |
| z: DOT4 ____, R3.z, C3.z | |
| w: DOT4 R0.w, R127.w, C3.w | |
| 02 EXP_DONE POS0, R0.xyzw | |
| 03 EXP PARAM0, R1.xyzw NO_BARRIER | |
| 04 EXP_DONE PARAM1, R2.xyzw NO_BARRIER | |
| 05 ALU ADDR(51) CNT(1) | |
| 5 x: NOP ____ | |
| 06 NOP | |
| PixelShaderHeader | |
| index = 0 | |
| size = 528 | |
| mode = UniformRegister | |
| uniformBlockCount = 0 | |
| uniformVarCount = 4 | |
| uniformVars[0] | |
| name = uInterpolateOffset | |
| type = Float4 | |
| count = 1 | |
| offset = 0 | |
| block = -1 | |
| uniformVars[1] | |
| name = uInterpolateWidth | |
| type = Float4 | |
| count = 1 | |
| offset = 4 | |
| block = -1 | |
| uniformVars[2] | |
| name = uShadowInterpolateOffset | |
| type = Float4 | |
| count = 1 | |
| offset = 8 | |
| block = -1 | |
| uniformVars[3] | |
| name = uShadowInterpolateWidth | |
| type = Float4 | |
| count = 1 | |
| offset = 12 | |
| block = -1 | |
| initialValueCount = 0 | |
| loopVarCount = 0 | |
| samplerVarCount = 1 | |
| samplerVars[0] | |
| name = uTextureSrc | |
| type = 10 | |
| location = 0 | |
| SQ_PGM_RESOURCES_PS | |
| NUM_GPRS = 3 | |
| STACK_SIZE = 0 | |
| DX10_CLAMP = false | |
| PRIME_CACHE_PGM_EN = false | |
| PRIME_CACHE_ON_DRAW = false | |
| FETCH_CACHE_LINES = 0 | |
| UNCACHED_FIRST_INST = false | |
| PRIME_CACHE_ENABLE = false | |
| PRIME_CACHE_ON_CONST = false | |
| CLAMP_CONSTS = false | |
| SQ_PGM_EXPORTS_PS | |
| EXPORT_MODE = 2 | |
| SPI_PS_IN_CONTROL_0 | |
| NUM_INTERP = 2 | |
| POSITION_ENA = false | |
| POSITION_CENTROID = false | |
| POSITION_ADDR = 0 | |
| PARAM_GEN = 0 | |
| PARAM_GEN_ADDR = 0 | |
| BARYC_SAMPLE_CNTL = 1 | |
| PERSP_GRADIENT_ENA = true | |
| LINEAR_GRADIENT_ENA = false | |
| POSITION_SAMPLE = false | |
| BARYC_AT_SAMPLE_ENA = false | |
| SPI_PS_IN_CONTROL_1 | |
| GEN_INDEX_PIX = false | |
| GEN_INDEX_PIX_ADDR = 0 | |
| FRONT_FACE_ENA = false | |
| FRONT_FACE_CHAN = 0 | |
| FRONT_FACE_ALL_BITS = false | |
| FRONT_FACE_ADDR = 0 | |
| FOG_ADDR = 0 | |
| FIXED_PT_POSITION_ENA = false | |
| FIXED_PT_POSITION_ADDR = 0 | |
| POSITION_ULC = false | |
| NUM_SPI_PS_INPUT_CNTL = 2 | |
| SPI_PS_INPUT_CNTL[0] | |
| SEMANTIC = 0 | |
| DEFAULT_VAL = 1 | |
| FLAT_SHADE = false | |
| SEL_CENTROID = false | |
| SEL_LINEAR = false | |
| CYL_WRAP = 0 | |
| PT_SPRITE_TEX = false | |
| SEL_SAMPLE = false | |
| SPI_PS_INPUT_CNTL[1] | |
| SEMANTIC = 1 | |
| DEFAULT_VAL = 1 | |
| FLAT_SHADE = false | |
| SEL_CENTROID = false | |
| SEL_LINEAR = false | |
| CYL_WRAP = 0 | |
| PT_SPRITE_TEX = false | |
| SEL_SAMPLE = false | |
| CB_SHADER_MASK | |
| OUTPUT0_ENABLE = 15 | |
| OUTPUT1_ENABLE = 0 | |
| OUTPUT2_ENABLE = 0 | |
| OUTPUT3_ENABLE = 0 | |
| OUTPUT4_ENABLE = 0 | |
| OUTPUT5_ENABLE = 0 | |
| OUTPUT6_ENABLE = 0 | |
| OUTPUT7_ENABLE = 0 | |
| CB_SHADER_CONTROL | |
| RT0_ENABLE = true | |
| RT1_ENABLE = false | |
| RT2_ENABLE = false | |
| RT3_ENABLE = false | |
| RT4_ENABLE = false | |
| RT5_ENABLE = false | |
| RT6_ENABLE = false | |
| RT7_ENABLE = false | |
| DB_SHADER_CONTROL | |
| Z_EXPORT_ENABLE = false | |
| STENCIL_REF_EXPORT_ENABLE = false | |
| Z_ORDER = 1 | |
| KILL_ENABLE = false | |
| COVERAGE_TO_MASK_ENABLE = false | |
| MASK_EXPORT_ENABLE = false | |
| DUAL_EXPORT_ENABLE = false | |
| EXEC_ON_HIER_FAIL = false | |
| EXEC_ON_NOOP = false | |
| ALPHA_TO_MASK_DISABLE = false | |
| SPI_INPUT_Z | |
| PROVIDE_Z_TO_SPI = false | |
| PixelShaderProgram | |
| index = 0 | |
| size = 528 | |
| 00 ALU ADDR(32) CNT(2) | |
| 0 x: SETGT_DX10 R2.x, R0.w, 0.0f | |
| z: RNDNE R1.z, R1.z | |
| 01 TEX ADDR(64) CNT(1) VALID_PIX | |
| 1 SAMPLE R1.___w, R1.xyzx, t0, s0 DENORM(Z) | |
| 02 ALU ADDR(34) CNT(26) | |
| 2 x: MOV ____, R1.w OMOD_M2 | |
| y: SETGT_DX10 ____, 0.5f, R1.w | |
| w: ADD ____, R1.w, -0.5f OMOD_M2 | |
| 3 y: CNDE_INT R127.y, PV2.y, (0x3F800000, 1), PV2.x | |
| z: CNDE_INT R127.z, PV2.y, PV2.w, 0.0f | |
| 4 z: MULADD R123.z, PV3.z, C1.y, C0.y | |
| w: MULADD R123.w, PV3.z, C1.x, C0.x | |
| 5 x: MUL ____, R127.y, C1.w | |
| y: MULADD R123.y, R127.z, C1.z, C0.z | |
| z: MUL R126.z, R0.x, PV4.w | |
| w: MUL R127.w, R0.y, PV4.z VEC_120 | |
| 6 x: MUL R127.x, R0.z, PV5.y | |
| y: MUL R126.y, R0.w, PV5.x | |
| z: MULADD R123.z, R127.z, C3.y, C2.y VEC_120 | |
| w: MULADD R123.w, R127.z, C3.x, C2.x VEC_120 | |
| 7 x: MUL ____, R127.y, C3.w | |
| y: MULADD R123.y, R127.z, C3.z, C2.z | |
| z: MUL ____, R0.x, PV6.w | |
| w: MUL ____, R0.y, PV6.z VEC_120 | |
| 8 x: MUL ____, -R0.w, PV7.x | |
| y: CNDE_INT R0.y, R2.x, PV7.w, R127.w | |
| z: MUL ____, R0.z, PV7.y VEC_120 | |
| t: CNDE_INT R0.x, R2.x, PV7.z, R126.z | |
| 9 z: CNDE_INT R0.z, R2.x, PV8.z, R127.x | |
| w: CNDE_INT R0.w, R2.x, PV8.x, R126.y | |
| 03 EXP_DONE PIXEL0, R0.xyzw | |
| VertexShaderHeader | |
| index = 0 | |
| size = 416 | |
| mode = UniformRegister | |
| uniformBlockCount = 0 | |
| uniformVarCount = 1 | |
| uniformVars[0] | |
| name = uUser | |
| type = Matrix4x4 | |
| count = 1 | |
| offset = 0 | |
| block = -1 | |
| initialValueCount = 0 | |
| loopVarCount = 0 | |
| samplerVarCount = 0 | |
| attribVarCount = 3 | |
| attribVars[0] | |
| name = aColor | |
| type = Float4 | |
| count = 0 | |
| location = 0 | |
| attribVars[1] | |
| name = aTexCoord0 | |
| type = Float3 | |
| count = 0 | |
| location = 1 | |
| attribVars[2] | |
| name = aVertex | |
| type = Float3 | |
| count = 0 | |
| location = 2 | |
| ringItemsize = 0 | |
| hasStreamOut = 0 | |
| SQ_PGM_RESOURCES_VS | |
| NUM_GPRS = 4 | |
| STACK_SIZE = 1 | |
| DX10_CLAMP = false | |
| PRIME_CACHE_PGM_EN = false | |
| PRIME_CACHE_ON_DRAW = false | |
| FETCH_CACHE_LINES = 0 | |
| UNCACHED_FIRST_INST = false | |
| PRIME_CACHE_ENABLE = false | |
| PRIME_CACHE_ON_CONST = false | |
| VGT_PRIMITIVEID_EN | |
| PRIMITIVEID_EN = false | |
| SPI_VS_OUT_CONFIG | |
| VS_PER_COMPONENT = false | |
| VS_EXPORT_COUNT = 1 | |
| VS_EXPORTS_FOG = false | |
| VS_OUT_FOG_VEC_ADDR = 0 | |
| NUM_SPI_VS_OUT_ID = 1 | |
| SPI_VS_OUT_ID[0] | |
| SEMANTIC_0 = 0 | |
| SEMANTIC_1 = 1 | |
| SEMANTIC_2 = 255 | |
| SEMANTIC_3 = 255 | |
| PA_CL_VS_OUT_CNTL | |
| CLIP_DIST_ENA_0 = false | |
| CLIP_DIST_ENA_1 = false | |
| CLIP_DIST_ENA_2 = false | |
| CLIP_DIST_ENA_3 = false | |
| CLIP_DIST_ENA_4 = false | |
| CLIP_DIST_ENA_5 = false | |
| CLIP_DIST_ENA_6 = false | |
| CLIP_DIST_ENA_7 = false | |
| CULL_DIST_ENA_0 = false | |
| CULL_DIST_ENA_1 = false | |
| CULL_DIST_ENA_2 = false | |
| CULL_DIST_ENA_3 = false | |
| CULL_DIST_ENA_4 = false | |
| CULL_DIST_ENA_5 = false | |
| CULL_DIST_ENA_6 = false | |
| CULL_DIST_ENA_7 = false | |
| USE_VTX_POINT_SIZE = false | |
| USE_VTX_EDGE_FLAG = false | |
| USE_VTX_RENDER_TARGET_INDX = false | |
| USE_VTX_VIEWPORT_INDX = false | |
| USE_VTX_KILL_FLAG = false | |
| VS_OUT_MISC_VEC_ENA = false | |
| VS_OUT_CCDIST0_VEC_ENA = false | |
| VS_OUT_CCDIST1_VEC_ENA = false | |
| VS_OUT_MISC_SIDE_BUS_ENA = false | |
| USE_VTX_GS_CUT_FLAG = false | |
| SQ_VTX_SEMANTIC_CLEAR | |
| CLEAR = 4294967288 | |
| NUM_SQ_VTX_SEMANTIC = 3 | |
| SQ_VTX_SEMANTIC[0] | |
| SEMANTIC_ID = 0 | |
| SQ_VTX_SEMANTIC[1] | |
| SEMANTIC_ID = 1 | |
| SQ_VTX_SEMANTIC[2] | |
| SEMANTIC_ID = 2 | |
| VGT_STRMOUT_BUFFER_EN | |
| BUFFER_0_EN = false | |
| BUFFER_1_EN = false | |
| BUFFER_2_EN = false | |
| BUFFER_3_EN = false | |
| VGT_VERTEX_REUSE_BLOCK_CNTL | |
| VTX_REUSE_DEPTH = 14 | |
| VGT_HOS_REUSE_DEPTH | |
| REUSE_DEPTH = 16 | |
| VertexShaderProgram | |
| index = 0 | |
| size = 416 | |
| 00 CALL_FS NO_BARRIER | |
| 01 ALU ADDR(32) CNT(19) | |
| 0 w: MOV R127.w, (0x3F800000, 1) | |
| t: MOV R2.w, 0.0f | |
| 1 x: DOT4 R0.x, R3.x, C0.x | |
| y: DOT4 ____, R3.y, C0.y | |
| z: DOT4 ____, R3.z, C0.z | |
| w: DOT4 ____, PV0.w, C0.w | |
| 2 x: DOT4 ____, R3.x, C1.x | |
| y: DOT4 R0.y, R3.y, C1.y | |
| z: DOT4 ____, R3.z, C1.z | |
| w: DOT4 ____, R127.w, C1.w | |
| 3 x: DOT4 ____, R3.x, C2.x | |
| y: DOT4 ____, R3.y, C2.y | |
| z: DOT4 R0.z, R3.z, C2.z | |
| w: DOT4 ____, R127.w, C2.w | |
| 4 x: DOT4 ____, R3.x, C3.x | |
| y: DOT4 ____, R3.y, C3.y | |
| z: DOT4 ____, R3.z, C3.z | |
| w: DOT4 R0.w, R127.w, C3.w | |
| 02 EXP_DONE POS0, R0.xyzw | |
| 03 EXP PARAM0, R1.xyzw NO_BARRIER | |
| 04 EXP_DONE PARAM1, R2.xyzw NO_BARRIER | |
| 05 ALU ADDR(51) CNT(1) | |
| 5 x: NOP ____ | |
| 06 NOP | |
| PixelShaderHeader | |
| index = 0 | |
| size = 528 | |
| mode = UniformRegister | |
| uniformBlockCount = 0 | |
| uniformVarCount = 4 | |
| uniformVars[0] | |
| name = uInterpolateOffset | |
| type = Float4 | |
| count = 1 | |
| offset = 0 | |
| block = -1 | |
| uniformVars[1] | |
| name = uInterpolateWidth | |
| type = Float4 | |
| count = 1 | |
| offset = 4 | |
| block = -1 | |
| uniformVars[2] | |
| name = uShadowInterpolateOffset | |
| type = Float4 | |
| count = 1 | |
| offset = 8 | |
| block = -1 | |
| uniformVars[3] | |
| name = uShadowInterpolateWidth | |
| type = Float4 | |
| count = 1 | |
| offset = 12 | |
| block = -1 | |
| initialValueCount = 0 | |
| loopVarCount = 0 | |
| samplerVarCount = 1 | |
| samplerVars[0] | |
| name = uTextureSrc | |
| type = 10 | |
| location = 0 | |
| SQ_PGM_RESOURCES_PS | |
| NUM_GPRS = 3 | |
| STACK_SIZE = 0 | |
| DX10_CLAMP = false | |
| PRIME_CACHE_PGM_EN = false | |
| PRIME_CACHE_ON_DRAW = false | |
| FETCH_CACHE_LINES = 0 | |
| UNCACHED_FIRST_INST = false | |
| PRIME_CACHE_ENABLE = false | |
| PRIME_CACHE_ON_CONST = false | |
| CLAMP_CONSTS = false | |
| SQ_PGM_EXPORTS_PS | |
| EXPORT_MODE = 2 | |
| SPI_PS_IN_CONTROL_0 | |
| NUM_INTERP = 2 | |
| POSITION_ENA = false | |
| POSITION_CENTROID = false | |
| POSITION_ADDR = 0 | |
| PARAM_GEN = 0 | |
| PARAM_GEN_ADDR = 0 | |
| BARYC_SAMPLE_CNTL = 1 | |
| PERSP_GRADIENT_ENA = true | |
| LINEAR_GRADIENT_ENA = false | |
| POSITION_SAMPLE = false | |
| BARYC_AT_SAMPLE_ENA = false | |
| SPI_PS_IN_CONTROL_1 | |
| GEN_INDEX_PIX = false | |
| GEN_INDEX_PIX_ADDR = 0 | |
| FRONT_FACE_ENA = false | |
| FRONT_FACE_CHAN = 0 | |
| FRONT_FACE_ALL_BITS = false | |
| FRONT_FACE_ADDR = 0 | |
| FOG_ADDR = 0 | |
| FIXED_PT_POSITION_ENA = false | |
| FIXED_PT_POSITION_ADDR = 0 | |
| POSITION_ULC = false | |
| NUM_SPI_PS_INPUT_CNTL = 2 | |
| SPI_PS_INPUT_CNTL[0] | |
| SEMANTIC = 0 | |
| DEFAULT_VAL = 1 | |
| FLAT_SHADE = false | |
| SEL_CENTROID = false | |
| SEL_LINEAR = false | |
| CYL_WRAP = 0 | |
| PT_SPRITE_TEX = false | |
| SEL_SAMPLE = false | |
| SPI_PS_INPUT_CNTL[1] | |
| SEMANTIC = 1 | |
| DEFAULT_VAL = 1 | |
| FLAT_SHADE = false | |
| SEL_CENTROID = false | |
| SEL_LINEAR = false | |
| CYL_WRAP = 0 | |
| PT_SPRITE_TEX = false | |
| SEL_SAMPLE = false | |
| CB_SHADER_MASK | |
| OUTPUT0_ENABLE = 15 | |
| OUTPUT1_ENABLE = 0 | |
| OUTPUT2_ENABLE = 0 | |
| OUTPUT3_ENABLE = 0 | |
| OUTPUT4_ENABLE = 0 | |
| OUTPUT5_ENABLE = 0 | |
| OUTPUT6_ENABLE = 0 | |
| OUTPUT7_ENABLE = 0 | |
| CB_SHADER_CONTROL | |
| RT0_ENABLE = true | |
| RT1_ENABLE = false | |
| RT2_ENABLE = false | |
| RT3_ENABLE = false | |
| RT4_ENABLE = false | |
| RT5_ENABLE = false | |
| RT6_ENABLE = false | |
| RT7_ENABLE = false | |
| DB_SHADER_CONTROL | |
| Z_EXPORT_ENABLE = false | |
| STENCIL_REF_EXPORT_ENABLE = false | |
| Z_ORDER = 1 | |
| KILL_ENABLE = false | |
| COVERAGE_TO_MASK_ENABLE = false | |
| MASK_EXPORT_ENABLE = false | |
| DUAL_EXPORT_ENABLE = false | |
| EXEC_ON_HIER_FAIL = false | |
| EXEC_ON_NOOP = false | |
| ALPHA_TO_MASK_DISABLE = false | |
| SPI_INPUT_Z | |
| PROVIDE_Z_TO_SPI = false | |
| PixelShaderProgram | |
| index = 0 | |
| size = 528 | |
| 00 ALU ADDR(32) CNT(4) | |
| 0 x: ADD R2.x, C0.y, C1.y | |
| y: SETGT_DX10 R2.y, R0.w, 0.0f | |
| z: RNDNE R1.z, R1.z | |
| w: ADD R2.w, C0.x, C1.x | |
| 01 TEX ADDR(64) CNT(1) VALID_PIX | |
| 1 SAMPLE R1.___w, R1.xyzx, t0, s0 DENORM(Z) | |
| 02 ALU ADDR(36) CNT(21) | |
| 2 x: MUL R127.x, R0.x, R2.w | |
| y: ADD ____, C0.z, C1.z | |
| z: ADD ____, R1.w, -0.5f OMOD_M2 | |
| w: SETGT_DX10 ____, 0.5f, R1.w VEC_021 | |
| t: MUL R126.w, R0.y, R2.x | |
| 3 x: MUL R126.x, R0.z, PV2.y | |
| y: CNDE_INT R123.y, PV2.w, PV2.z, 0.0f | |
| z: ADD ____, C2.y, C3.y | |
| w: ADD ____, C2.x, C3.x | |
| 4 x: MUL ____, PV3.y, C3.w | |
| y: MUL ____, PV3.y, C1.w | |
| z: MUL ____, R0.x, PV3.w | |
| w: MUL R127.w, R0.y, PV3.z | |
| 5 x: MUL ____, R0.w, PV4.y | |
| y: ADD ____, C2.z, C3.z | |
| z: MUL ____, -R0.w, PV4.x | |
| t: CNDE_INT R1.x, R2.y, PV4.z, R127.x | |
| 6 y: CNDE_INT R1.y, R2.y, R127.w, R126.w | |
| z: MUL ____, R0.z, PV5.y | |
| w: CNDE_INT R1.w, R2.y, PV5.z, PV5.x | |
| 7 z: CNDE_INT R1.z, R2.y, PV6.z, R126.x | |
| 03 EXP_DONE PIXEL0, R1.xyzw | |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment