This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
-- VHDL | |
-- arbit3.vhd | |
-- Asynkron 3-ing. Arbitrerare | |
-- Fredrik Brosser 2011-03-02 | |
library IEEE; | |
use IEEE.std_logic_1164.all; | |
Entity arbit is |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
# flank.do | |
restart -f -nowave | |
view signals wave | |
add wave x y u q1 q2 reset | |
force reset 1 | |
force x 0 | |
force y 0 | |
run 400 ns | |
force reset 0 |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
restart -f | |
force clk 0 0, 1 50 -repeat 100 | |
force reset 1 0, 0 100 | |
force t 1 55, 0 115 -repeat 200 | |
run 1000 |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
library ieee; | |
use ieee.std_logic_1164.all; | |
use ieee.numeric_std.all; | |
use work.mypackage.all; | |
entity ftr is | |
port ( | |
clk, reset, t : in std_logic; | |
q : out std_logic | |
) ; |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
library ieee; | |
use ieee.std_logic_1164.all; | |
use ieee.numeric_std.all; | |
use work.mypackage.all; | |
entity ftr is | |
port ( | |
clk, reset, t : in std_logic; | |
q : out std_logic | |
) ; |
NewerOlder