Skip to content

Instantly share code, notes, and snippets.

@iDoka

iDoka/FPGA-urJTAG.md

Last active January 11, 2019 15:30
Show Gist options
  • Save iDoka/0fd87a41690ff33d617afd81b9cc816b to your computer and use it in GitHub Desktop.
Save iDoka/0fd87a41690ff33d617afd81b9cc816b to your computer and use it in GitHub Desktop.
Download ZIP
How to program FPGA by UrJTAG (on board AES-KU040)
Raw
FPGA-urJTAG.md 
cable ft2232 vid=0403 pid=6014
bsdl path /soft/Xilinx/Vivado/2018.1/data/parts/xilinx/kintexu/public/bsdl
detect
svf syn/out/keccakd.svf progress stop
@iDoka
Copy link
Author

iDoka commented Jan 11, 2019

How to program FPGA by UrJTAG (on board AES-KU040)

  1. Connect AES-KU040 to PC
  2. Get into UrJTAG prompt by launch urjtag
  3. Initialize onboard Digilent JTAG-SMT2 by command: cable ft2232 vid=0403 pid=6014
  4. Set BSDL path by command: bsdl path /soft/Xilinx/Vivado/2018.1/data/parts/xilinx/kintexu/public/bsdl (also you can download BSDL-files from xilinx.com)
  5. Detect the chain by command: detect
  6. Program/Play the SVF file by command: svf syn/out/keccakd.svf progress stop (this will show the progress, and stop on errors)
  7. Profit!

If you have encountered errors, try to reduce the frequency by issuing command: frequency 500000 or lower

Entire example:

$ jtag
jtag> cable ft2232 vid=0403 pid=6014
jtag> bsdl path /soft/Xilinx/Vivado/2018.1/data/parts/xilinx/kintexu/public/bsdl
jtag> detect
jtag> svf syn/out/keccakd.svf progress stop

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment