Skip to content

Instantly share code, notes, and snippets.

@illustris

illustris/FreeRTOS sret acting up

Created January 1, 2017 06:02
Show Gist options
  • Save illustris/0ace80125b890d0241a02c6afba81442 to your computer and use it in GitHub Desktop.
Save illustris/0ace80125b890d0241a02c6afba81442 to your computer and use it in GitHub Desktop.
Download ZIP
Raw
FreeRTOS sret acting up
illustris@RISCV:~/FreeRTOS/Demo/riscv-spike$ rv 17 && spike -d riscv-spike.elf
'/opt/riscv' -> '/home/illustris/rv17'
: until pc 0 6a4
: reg 0 mepc
0x0000000000004e84
:
core 0: 0x00000000000006a4 (0x10010113) addi sp, sp, 256
:
core 0: 0x00000000000006a8 (0x10000073) sret
: pc 0
0x0000000000004e84
:
core 0: 0x0000000000004e84 (0xfd010113) addi sp, sp, -48
:
--------------------------------------------------------------------------------------------------------------------------------
illustris@RISCV:~/Documents/git/FreeRTOS-RISCV/Demo/riscv-spike$ rv 19 && spike -d riscv-spike.elf
'/opt/riscv' -> '/home/illustris/rv19'
warning: tohost and fromhost symbols not in ELF; can't communicate with target
: until pc 0 80000604
: reg 0 mepc
0x0000000080005efc
:
core 0: 0x0000000080000604 (0x10010113) addi sp, sp, 256
:
core 0: 0x0000000080000608 (0x10200073) sret
: pc 0
0x0000000000000000
:
core 0: exception trap_instruction_access_fault, epc 0x0000000000000000
core 0: badaddr 0x0000000000000000
:
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment