Created
November 20, 2019 22:29
-
-
Save ipatch/42adcfca2f7f011c0d468e56863de794 to your computer and use it in GitHub Desktop.
m122
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Send: M122 | |
| Recv: X Y Z E | |
| Recv: Enabled false false false false | |
| Recv: Set current 1000 1000 726 1000 | |
| Recv: RMS current 994 994 703 994 | |
| Recv: MAX current 1402 1402 991 1402 | |
| Recv: Run current 17/31 17/31 22/31 17/31 | |
| Recv: Hold current 8/31 8/31 11/31 8/31 | |
| Recv: CS actual 8/31 8/31 11/31 8/31 | |
| Recv: PWM scale 10 10 13 10 | |
| Recv: vsense 0=.325 0=.325 1=.18 0=.325 | |
| Recv: stealthChop true true true true | |
| Recv: msteps 16 16 16 16 | |
| Recv: tstep max max max max | |
| Recv: pwm | |
| Recv: threshold 98 98 658 188 | |
| Recv: [mm/s] 100 100 3 30 | |
| Recv: OT prewarn false false false false | |
| Recv: OT prewarn has | |
| Recv: been triggered false false false false | |
| Recv: off time 0 4 0 0 | |
| Recv: blank time 24 24 24 24 | |
| Recv: hysteresis | |
| Recv: -end 2 2 2 2 | |
| Recv: -start 1 1 1 1 | |
| Recv: Stallguard thrs | |
| Recv: DRVSTATUS X Y Z E | |
| Recv: stst * * * * | |
| Recv: olb | |
| Recv: ola | |
| Recv: s2gb | |
| Recv: s2ga | |
| Recv: otpw | |
| Recv: ot | |
| Recv: 157C | |
| Recv: 150C | |
| Recv: 143C | |
| Recv: 120C | |
| Recv: s2vsa | |
| Recv: s2vsb | |
| Recv: Driver registers: | |
| Recv: X 0xC0:08:00:00 | |
| Recv: Y 0xC0:08:00:00 | |
| Recv: Z 0xC0:0B:00:00 | |
| Recv: E 0xC0:08:00:00 | |
| Recv: | |
| Recv: | |
| Recv: Testing X connection... OK | |
| Recv: Testing Y connection... OK | |
| Recv: Testing Z connection... OK | |
| Recv: Testing E connection... OK |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment