Created
April 5, 2025 17:14
-
-
Save ironicbadger/e2c73c17aaab060de9c6a7d995371945 to your computer and use it in GitHub Desktop.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
root@c137:~# lspci -s 02:00.0 -vv | |
02:00.0 PCI bridge: ASMedia Technology Inc. ASM2812 6-Port PCIe x4 Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode]) | |
Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr+ Stepping- SERR+ FastB2B- DisINTx- | |
Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx- | |
Latency: 0, Cache Line Size: 64 bytes | |
Interrupt: pin A routed to IRQ 17 | |
IOMMU group: 20 | |
Bus: primary=02, secondary=03, subordinate=05, sec-latency=0 | |
I/O behind bridge: [disabled] [32-bit] | |
Memory behind bridge: 84600000-847fffff [size=2M] [32-bit] | |
Prefetchable memory behind bridge: [disabled] [64-bit] | |
Secondary status: 66MHz- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- <SERR- <PERR- | |
BridgeCtl: Parity+ SERR+ NoISA- VGA- VGA16+ MAbort- >Reset- FastB2B- | |
PriDiscTmr- SecDiscTmr- DiscTmrStat- DiscTmrSERREn- | |
Capabilities: [40] Power Management version 3 | |
Flags: PMEClk- DSI+ D1- D2- AuxCurrent=0mA PME(D0+,D1-,D2-,D3hot+,D3cold+) | |
Status: D0 NoSoftRst- PME-Enable- DSel=0 DScale=0 PME- | |
Capabilities: [50] MSI: Enable- Count=1/1 Maskable- 64bit+ | |
Address: 0000000000000000 Data: 0000 | |
Capabilities: [80] Express (v2) Upstream Port, MSI 00 | |
DevCap: MaxPayload 512 bytes, PhantFunc 0 | |
ExtTag+ AttnBtn- AttnInd- PwrInd- RBE+ SlotPowerLimit 75W | |
DevCtl: CorrErr- NonFatalErr- FatalErr+ UnsupReq- | |
RlxdOrd+ ExtTag+ PhantFunc- AuxPwr- NoSnoop+ | |
MaxPayload 256 bytes, MaxReadReq 512 bytes | |
DevSta: CorrErr+ NonFatalErr- FatalErr- UnsupReq+ AuxPwr- TransPend- | |
LnkCap: Port #0, Speed 8GT/s, Width x4, ASPM L1, Exit Latency L1 <64us | |
ClockPM+ Surprise- LLActRep- BwNot- ASPMOptComp+ | |
LnkCtl: ASPM Disabled; Disabled- CommClk+ | |
ExtSynch- ClockPM+ AutWidDis- BWInt- AutBWInt- | |
LnkSta: Speed 8GT/s, Width x4 | |
TrErr- Train- SlotClk+ DLActive- BWMgmt- ABWMgmt- | |
DevCap2: Completion Timeout: Not Supported, TimeoutDis- NROPrPrP- LTR+ | |
10BitTagComp- 10BitTagReq- OBFF Not Supported, ExtFmt- EETLPPrefix- | |
EmergencyPowerReduction Not Supported, EmergencyPowerReductionInit- | |
FRS- | |
AtomicOpsCap: Routing- | |
DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis- LTR+ 10BitTagReq- OBFF Disabled, | |
AtomicOpsCtl: EgressBlck- | |
LnkCap2: Supported Link Speeds: 2.5-8GT/s, Crosslink- Retimer- 2Retimers- DRS- | |
LnkCtl2: Target Link Speed: 8GT/s, EnterCompliance- SpeedDis+ | |
Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS- | |
Compliance Preset/De-emphasis: -6dB de-emphasis, 0dB preshoot | |
LnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete+ EqualizationPhase1+ | |
EqualizationPhase2+ EqualizationPhase3+ LinkEqualizationRequest- | |
Retimer- 2Retimers- CrosslinkRes: unsupported | |
Capabilities: [c0] Subsystem: Device 0000:0000 | |
Capabilities: [100 v1] Advanced Error Reporting | |
UESta: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq+ ACSViol- | |
UEMsk: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
UESvrt: DLP+ SDES+ TLP- FCP+ CmpltTO- CmpltAbrt- UnxCmplt- RxOF+ MalfTLP+ ECRC- UnsupReq- ACSViol- | |
CESta: RxErr- BadTLP- BadDLLP- Rollover- Timeout- AdvNonFatalErr+ | |
CEMsk: RxErr- BadTLP- BadDLLP- Rollover- Timeout- AdvNonFatalErr+ | |
AERCap: First Error Pointer: 14, ECRCGenCap- ECRCGenEn- ECRCChkCap- ECRCChkEn- | |
MultHdrRecCap- MultHdrRecEn- TLPPfxPres- HdrLogCap- | |
HeaderLog: 05000001 00000203 04080004 00000000 | |
Capabilities: [140 v1] Power Budgeting <?> | |
Capabilities: [160 v1] Latency Tolerance Reporting | |
Max snoop latency: 15728640ns | |
Max no snoop latency: 15728640ns | |
Capabilities: [180 v1] Multicast | |
McastCap: MaxGroups 64, ECRCRegen- | |
McastCtl: NumGroups 1, Enable- | |
McastBAR: IndexPos 0, BaseAddr 0000000000000000 | |
McastReceiveVec: 0000000000000000 | |
McastBlockAllVec: 0000000000000000 | |
McastBlockUntransVec: 0000000000000000 | |
McastOverlayBAR: OverlaySize 0 (disabled), BaseAddr 0000000000000000 | |
Capabilities: [1c0 v1] Secondary PCI Express | |
LnkCtl3: LnkEquIntrruptEn- PerformEqu- | |
LaneErrStat: 0 | |
Capabilities: [200 v1] Vendor Specific Information: ID=001a Rev=0 Len=000 <?> | |
Kernel driver in use: pcieport |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
root@c137:~# lspci -s 03:00.0 -vv | |
03:00.0 PCI bridge: ASMedia Technology Inc. ASM2812 6-Port PCIe x4 Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode]) | |
Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr+ Stepping- SERR+ FastB2B- DisINTx+ | |
Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx- | |
Latency: 0, Cache Line Size: 64 bytes | |
Interrupt: pin A routed to IRQ 133 | |
IOMMU group: 21 | |
Bus: primary=03, secondary=04, subordinate=04, sec-latency=0 | |
I/O behind bridge: [disabled] [32-bit] | |
Memory behind bridge: 84700000-847fffff [size=1M] [32-bit] | |
Prefetchable memory behind bridge: [disabled] [64-bit] | |
Secondary status: 66MHz- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- <SERR- <PERR- | |
BridgeCtl: Parity+ SERR+ NoISA- VGA- VGA16+ MAbort- >Reset- FastB2B- | |
PriDiscTmr- SecDiscTmr- DiscTmrStat- DiscTmrSERREn- | |
Capabilities: [40] Power Management version 3 | |
Flags: PMEClk- DSI+ D1- D2- AuxCurrent=0mA PME(D0+,D1-,D2-,D3hot+,D3cold+) | |
Status: D0 NoSoftRst- PME-Enable- DSel=0 DScale=0 PME- | |
Capabilities: [50] MSI: Enable+ Count=1/1 Maskable- 64bit+ | |
Address: 00000000fee003b8 Data: 0000 | |
Capabilities: [80] Express (v2) Downstream Port (Slot+), MSI 00 | |
DevCap: MaxPayload 512 bytes, PhantFunc 0 | |
ExtTag+ RBE+ | |
DevCtl: CorrErr- NonFatalErr- FatalErr+ UnsupReq- | |
RlxdOrd+ ExtTag+ PhantFunc- AuxPwr- NoSnoop+ | |
MaxPayload 256 bytes, MaxReadReq 512 bytes | |
DevSta: CorrErr- NonFatalErr- FatalErr- UnsupReq- AuxPwr- TransPend- | |
LnkCap: Port #0, Speed 8GT/s, Width x4, ASPM L1, Exit Latency L1 <64us | |
ClockPM+ Surprise+ LLActRep+ BwNot+ ASPMOptComp+ | |
LnkCtl: ASPM Disabled; Disabled- CommClk- | |
ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt- | |
LnkSta: Speed 8GT/s, Width x4 | |
TrErr- Train- SlotClk+ DLActive+ BWMgmt- ABWMgmt- | |
SltCap: AttnBtn- PwrCtrl- MRL- AttnInd- PwrInd- HotPlug- Surprise- | |
Slot #0, PowerLimit 0W; Interlock- NoCompl- | |
SltCtl: Enable: AttnBtn- PwrFlt- MRL- PresDet- CmdCplt- HPIrq- LinkChg- | |
Control: AttnInd Unknown, PwrInd Unknown, Power- Interlock- | |
SltSta: Status: AttnBtn- PowerFlt- MRL- CmdCplt- PresDet+ Interlock- | |
Changed: MRL- PresDet- LinkState- | |
DevCap2: Completion Timeout: Not Supported, TimeoutDis- NROPrPrP- LTR+ | |
10BitTagComp- 10BitTagReq- OBFF Not Supported, ExtFmt- EETLPPrefix- | |
EmergencyPowerReduction Not Supported, EmergencyPowerReductionInit- | |
FRS- ARIFwd+ | |
AtomicOpsCap: Routing- | |
DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis- LTR+ 10BitTagReq- OBFF Disabled, ARIFwd+ | |
AtomicOpsCtl: EgressBlck- | |
LnkCap2: Supported Link Speeds: 2.5-8GT/s, Crosslink- Retimer- 2Retimers- DRS- | |
LnkCtl2: Target Link Speed: 8GT/s, EnterCompliance- SpeedDis+, Selectable De-emphasis: -3.5dB | |
Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS- | |
Compliance Preset/De-emphasis: -6dB de-emphasis, 0dB preshoot | |
LnkSta2: Current De-emphasis Level: -3.5dB, EqualizationComplete+ EqualizationPhase1+ | |
EqualizationPhase2+ EqualizationPhase3+ LinkEqualizationRequest- | |
Retimer- 2Retimers- CrosslinkRes: unsupported | |
Capabilities: [c0] Subsystem: Device 0000:0000 | |
Capabilities: [100 v1] Advanced Error Reporting | |
UESta: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
UEMsk: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
UESvrt: DLP+ SDES+ TLP- FCP+ CmpltTO- CmpltAbrt- UnxCmplt- RxOF+ MalfTLP+ ECRC- UnsupReq- ACSViol- | |
CESta: RxErr- BadTLP- BadDLLP- Rollover- Timeout- AdvNonFatalErr- | |
CEMsk: RxErr- BadTLP- BadDLLP- Rollover- Timeout- AdvNonFatalErr+ | |
AERCap: First Error Pointer: 00, ECRCGenCap- ECRCGenEn- ECRCChkCap- ECRCChkEn- | |
MultHdrRecCap- MultHdrRecEn- TLPPfxPres- HdrLogCap- | |
HeaderLog: 00000000 00000000 00000000 00000000 | |
Capabilities: [140 v1] Power Budgeting <?> | |
Capabilities: [160 v1] Latency Tolerance Reporting | |
Max snoop latency: 0ns | |
Max no snoop latency: 0ns | |
Capabilities: [180 v1] Multicast | |
McastCap: MaxGroups 64, ECRCRegen- | |
McastCtl: NumGroups 1, Enable- | |
McastBAR: IndexPos 0, BaseAddr 0000000000000000 | |
McastReceiveVec: 0000000000000000 | |
McastBlockAllVec: 0000000000000000 | |
McastBlockUntransVec: 0000000000000000 | |
McastOverlayBAR: OverlaySize 0 (disabled), BaseAddr 0000000000000000 | |
Capabilities: [1c0 v1] Secondary PCI Express | |
LnkCtl3: LnkEquIntrruptEn- PerformEqu- | |
LaneErrStat: 0 | |
Capabilities: [200 v1] Vendor Specific Information: ID=001a Rev=0 Len=000 <?> | |
Kernel driver in use: pcieport |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
root@c137:~# lspci -s 03:08.0 -vv | |
03:08.0 PCI bridge: ASMedia Technology Inc. ASM2812 6-Port PCIe x4 Gen3 Packet Switch (rev 01) (prog-if 00 [Normal decode]) | |
Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr+ Stepping- SERR+ FastB2B- DisINTx+ | |
Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx- | |
Latency: 0, Cache Line Size: 64 bytes | |
Interrupt: pin A routed to IRQ 134 | |
IOMMU group: 22 | |
Bus: primary=03, secondary=05, subordinate=05, sec-latency=0 | |
I/O behind bridge: [disabled] [32-bit] | |
Memory behind bridge: 84600000-846fffff [size=1M] [32-bit] | |
Prefetchable memory behind bridge: [disabled] [64-bit] | |
Secondary status: 66MHz- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- <SERR- <PERR- | |
BridgeCtl: Parity+ SERR+ NoISA- VGA- VGA16+ MAbort- >Reset- FastB2B- | |
PriDiscTmr- SecDiscTmr- DiscTmrStat- DiscTmrSERREn- | |
Capabilities: [40] Power Management version 3 | |
Flags: PMEClk- DSI+ D1- D2- AuxCurrent=0mA PME(D0+,D1-,D2-,D3hot+,D3cold+) | |
Status: D0 NoSoftRst- PME-Enable- DSel=0 DScale=0 PME- | |
Capabilities: [50] MSI: Enable+ Count=1/1 Maskable- 64bit+ | |
Address: 00000000fee003d8 Data: 0000 | |
Capabilities: [80] Express (v2) Downstream Port (Slot+), MSI 00 | |
DevCap: MaxPayload 512 bytes, PhantFunc 0 | |
ExtTag+ RBE+ | |
DevCtl: CorrErr- NonFatalErr- FatalErr+ UnsupReq- | |
RlxdOrd+ ExtTag+ PhantFunc- AuxPwr- NoSnoop+ | |
MaxPayload 256 bytes, MaxReadReq 512 bytes | |
DevSta: CorrErr- NonFatalErr- FatalErr- UnsupReq- AuxPwr- TransPend- | |
LnkCap: Port #8, Speed 8GT/s, Width x4, ASPM L1, Exit Latency L1 <64us | |
ClockPM+ Surprise+ LLActRep+ BwNot+ ASPMOptComp+ | |
LnkCtl: ASPM Disabled; Disabled- CommClk- | |
ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt- | |
LnkSta: Speed 8GT/s, Width x4 | |
TrErr- Train- SlotClk+ DLActive+ BWMgmt- ABWMgmt- | |
SltCap: AttnBtn- PwrCtrl- MRL- AttnInd- PwrInd- HotPlug- Surprise- | |
Slot #0, PowerLimit 0W; Interlock- NoCompl- | |
SltCtl: Enable: AttnBtn- PwrFlt- MRL- PresDet- CmdCplt- HPIrq- LinkChg- | |
Control: AttnInd Unknown, PwrInd Unknown, Power- Interlock- | |
SltSta: Status: AttnBtn- PowerFlt- MRL- CmdCplt- PresDet+ Interlock- | |
Changed: MRL- PresDet- LinkState- | |
DevCap2: Completion Timeout: Not Supported, TimeoutDis- NROPrPrP- LTR+ | |
10BitTagComp- 10BitTagReq- OBFF Not Supported, ExtFmt- EETLPPrefix- | |
EmergencyPowerReduction Not Supported, EmergencyPowerReductionInit- | |
FRS- ARIFwd+ | |
AtomicOpsCap: Routing- | |
DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis- LTR+ 10BitTagReq- OBFF Disabled, ARIFwd+ | |
AtomicOpsCtl: EgressBlck- | |
LnkCap2: Supported Link Speeds: 2.5-8GT/s, Crosslink- Retimer- 2Retimers- DRS- | |
LnkCtl2: Target Link Speed: 8GT/s, EnterCompliance- SpeedDis+, Selectable De-emphasis: -3.5dB | |
Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS- | |
Compliance Preset/De-emphasis: -6dB de-emphasis, 0dB preshoot | |
LnkSta2: Current De-emphasis Level: -3.5dB, EqualizationComplete+ EqualizationPhase1+ | |
EqualizationPhase2+ EqualizationPhase3+ LinkEqualizationRequest- | |
Retimer- 2Retimers- CrosslinkRes: unsupported | |
Capabilities: [c0] Subsystem: Device 0000:0000 | |
Capabilities: [100 v1] Advanced Error Reporting | |
UESta: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
UEMsk: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
UESvrt: DLP+ SDES+ TLP- FCP+ CmpltTO- CmpltAbrt- UnxCmplt- RxOF+ MalfTLP+ ECRC- UnsupReq- ACSViol- | |
CESta: RxErr- BadTLP- BadDLLP- Rollover- Timeout- AdvNonFatalErr- | |
CEMsk: RxErr- BadTLP- BadDLLP- Rollover- Timeout- AdvNonFatalErr+ | |
AERCap: First Error Pointer: 00, ECRCGenCap- ECRCGenEn- ECRCChkCap- ECRCChkEn- | |
MultHdrRecCap- MultHdrRecEn- TLPPfxPres- HdrLogCap- | |
HeaderLog: 00000000 00000000 00000000 00000000 | |
Capabilities: [140 v1] Power Budgeting <?> | |
Capabilities: [160 v1] Latency Tolerance Reporting | |
Max snoop latency: 0ns | |
Max no snoop latency: 0ns | |
Capabilities: [180 v1] Multicast | |
McastCap: MaxGroups 64, ECRCRegen- | |
McastCtl: NumGroups 1, Enable- | |
McastBAR: IndexPos 0, BaseAddr 0000000000000000 | |
McastReceiveVec: 0000000000000000 | |
McastBlockAllVec: 0000000000000000 | |
McastBlockUntransVec: 0000000000000000 | |
McastOverlayBAR: OverlaySize 0 (disabled), BaseAddr 0000000000000000 | |
Capabilities: [1c0 v1] Secondary PCI Express | |
LnkCtl3: LnkEquIntrruptEn- PerformEqu- | |
LaneErrStat: 0 | |
Capabilities: [200 v1] Vendor Specific Information: ID=001a Rev=0 Len=000 <?> | |
Kernel driver in use: pcieport |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
root@c137:~# lspci -s 04:00.0 -vv | |
04:00.0 Non-Volatile memory controller: Toshiba Corporation Device 0119 (prog-if 02 [NVM Express]) | |
Subsystem: Toshiba Corporation Device 0001 | |
Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr+ Stepping- SERR+ FastB2B- DisINTx+ | |
Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx- | |
Latency: 0, Cache Line Size: 64 bytes | |
Interrupt: pin A routed to IRQ 17 | |
IOMMU group: 21 | |
Region 0: Memory at 84700000 (64-bit, non-prefetchable) [size=16K] | |
Capabilities: [40] Power Management version 3 | |
Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0-,D1-,D2-,D3hot-,D3cold-) | |
Status: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME- | |
Capabilities: [50] MSI-X: Enable+ Count=65 Masked- | |
Vector table: BAR=0 offset=00002000 | |
PBA: BAR=0 offset=00003000 | |
Capabilities: [60] Express (v2) Endpoint, MSI 00 | |
DevCap: MaxPayload 256 bytes, PhantFunc 0, Latency L0s <4us, L1 <16us | |
ExtTag+ AttnBtn- AttnInd- PwrInd- RBE+ FLReset+ SlotPowerLimit 0W | |
DevCtl: CorrErr- NonFatalErr- FatalErr+ UnsupReq- | |
RlxdOrd+ ExtTag+ PhantFunc- AuxPwr- NoSnoop+ FLReset- | |
MaxPayload 256 bytes, MaxReadReq 512 bytes | |
DevSta: CorrErr+ NonFatalErr- FatalErr- UnsupReq+ AuxPwr- TransPend- | |
LnkCap: Port #0, Speed 8GT/s, Width x4, ASPM L0s L1, Exit Latency L0s <2us, L1 <8us | |
ClockPM- Surprise- LLActRep- BwNot- ASPMOptComp+ | |
LnkCtl: ASPM Disabled; RCB 64 bytes, Disabled- CommClk- | |
ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt- | |
LnkSta: Speed 8GT/s, Width x4 | |
TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt- | |
DevCap2: Completion Timeout: Range ABCD, TimeoutDis+ NROPrPrP- LTR+ | |
10BitTagComp- 10BitTagReq- OBFF Not Supported, ExtFmt- EETLPPrefix- | |
EmergencyPowerReduction Not Supported, EmergencyPowerReductionInit- | |
FRS- TPHComp- ExtTPHComp- | |
AtomicOpsCap: 32bit- 64bit- 128bitCAS- | |
DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis- LTR+ 10BitTagReq- OBFF Disabled, | |
AtomicOpsCtl: ReqEn- | |
LnkCap2: Supported Link Speeds: 2.5-8GT/s, Crosslink- Retimer- 2Retimers- DRS- | |
LnkCtl2: Target Link Speed: 8GT/s, EnterCompliance- SpeedDis- | |
Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS- | |
Compliance Preset/De-emphasis: -6dB de-emphasis, 0dB preshoot | |
LnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete+ EqualizationPhase1+ | |
EqualizationPhase2+ EqualizationPhase3+ LinkEqualizationRequest- | |
Retimer- 2Retimers- CrosslinkRes: unsupported | |
Capabilities: [a0] MSI: Enable- Count=1/32 Maskable- 64bit+ | |
Address: 0000000000000000 Data: 0000 | |
Capabilities: [100 v1] Advanced Error Reporting | |
UESta: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
UEMsk: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
UESvrt: DLP+ SDES+ TLP- FCP+ CmpltTO- CmpltAbrt- UnxCmplt- RxOF+ MalfTLP+ ECRC- UnsupReq- ACSViol- | |
CESta: RxErr- BadTLP- BadDLLP- Rollover- Timeout- AdvNonFatalErr+ | |
CEMsk: RxErr- BadTLP- BadDLLP- Rollover- Timeout- AdvNonFatalErr+ | |
AERCap: First Error Pointer: 00, ECRCGenCap+ ECRCGenEn- ECRCChkCap+ ECRCChkEn- | |
MultHdrRecCap- MultHdrRecEn- TLPPfxPres- HdrLogCap- | |
HeaderLog: 00000000 00000000 00000000 00000000 | |
Capabilities: [150 v1] Virtual Channel | |
Caps: LPEVC=0 RefClk=100ns PATEntryBits=1 | |
Arb: Fixed- WRR32- WRR64- WRR128- | |
Ctrl: ArbSelect=Fixed | |
Status: InProgress- | |
VC0: Caps: PATOffset=00 MaxTimeSlots=1 RejSnoopTrans- | |
Arb: Fixed- WRR32- WRR64- WRR128- TWRR128- WRR256- | |
Ctrl: Enable+ ID=0 ArbSelect=Fixed TC/VC=ff | |
Status: NegoPending- InProgress- | |
Capabilities: [190 v1] Alternative Routing-ID Interpretation (ARI) | |
ARICap: MFVC- ACS-, Next Function: 0 | |
ARICtl: MFVC- ACS-, Function Group: 0 | |
Capabilities: [2a0 v1] Secondary PCI Express | |
LnkCtl3: LnkEquIntrruptEn- PerformEqu- | |
LaneErrStat: 0 | |
Capabilities: [2d0 v1] Latency Tolerance Reporting | |
Max snoop latency: 15728640ns | |
Max no snoop latency: 15728640ns | |
Capabilities: [310 v1] L1 PM Substates | |
L1SubCap: PCI-PM_L1.2- PCI-PM_L1.1- ASPM_L1.2- ASPM_L1.1- L1_PM_Substates- | |
L1SubCtl1: PCI-PM_L1.2- PCI-PM_L1.1- ASPM_L1.2- ASPM_L1.1- | |
L1SubCtl2: | |
Kernel driver in use: nvme | |
Kernel modules: nvme |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
root@c137:~# lspci -s 05:00.0 -vv | |
05:00.0 Non-Volatile memory controller: Toshiba Corporation Device 0119 (prog-if 02 [NVM Express]) | |
Subsystem: Toshiba Corporation Device 0001 | |
Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr+ Stepping- SERR+ FastB2B- DisINTx+ | |
Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx- | |
Latency: 0, Cache Line Size: 64 bytes | |
Interrupt: pin A routed to IRQ 17 | |
IOMMU group: 22 | |
Region 0: Memory at 84600000 (64-bit, non-prefetchable) [size=16K] | |
Capabilities: [40] Power Management version 3 | |
Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0-,D1-,D2-,D3hot-,D3cold-) | |
Status: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME- | |
Capabilities: [50] MSI-X: Enable+ Count=65 Masked- | |
Vector table: BAR=0 offset=00002000 | |
PBA: BAR=0 offset=00003000 | |
Capabilities: [60] Express (v2) Endpoint, MSI 00 | |
DevCap: MaxPayload 256 bytes, PhantFunc 0, Latency L0s <4us, L1 <16us | |
ExtTag+ AttnBtn- AttnInd- PwrInd- RBE+ FLReset+ SlotPowerLimit 0W | |
DevCtl: CorrErr- NonFatalErr- FatalErr+ UnsupReq- | |
RlxdOrd+ ExtTag+ PhantFunc- AuxPwr- NoSnoop+ FLReset- | |
MaxPayload 256 bytes, MaxReadReq 512 bytes | |
DevSta: CorrErr+ NonFatalErr- FatalErr- UnsupReq+ AuxPwr- TransPend- | |
LnkCap: Port #0, Speed 8GT/s, Width x4, ASPM L0s L1, Exit Latency L0s <2us, L1 <8us | |
ClockPM- Surprise- LLActRep- BwNot- ASPMOptComp+ | |
LnkCtl: ASPM Disabled; RCB 64 bytes, Disabled- CommClk- | |
ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt- | |
LnkSta: Speed 8GT/s, Width x4 | |
TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt- | |
DevCap2: Completion Timeout: Range ABCD, TimeoutDis+ NROPrPrP- LTR+ | |
10BitTagComp- 10BitTagReq- OBFF Not Supported, ExtFmt- EETLPPrefix- | |
EmergencyPowerReduction Not Supported, EmergencyPowerReductionInit- | |
FRS- TPHComp- ExtTPHComp- | |
AtomicOpsCap: 32bit- 64bit- 128bitCAS- | |
DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis- LTR+ 10BitTagReq- OBFF Disabled, | |
AtomicOpsCtl: ReqEn- | |
LnkCap2: Supported Link Speeds: 2.5-8GT/s, Crosslink- Retimer- 2Retimers- DRS- | |
LnkCtl2: Target Link Speed: 8GT/s, EnterCompliance- SpeedDis- | |
Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS- | |
Compliance Preset/De-emphasis: -6dB de-emphasis, 0dB preshoot | |
LnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete+ EqualizationPhase1+ | |
EqualizationPhase2+ EqualizationPhase3+ LinkEqualizationRequest- | |
Retimer- 2Retimers- CrosslinkRes: unsupported | |
Capabilities: [a0] MSI: Enable- Count=1/32 Maskable- 64bit+ | |
Address: 0000000000000000 Data: 0000 | |
Capabilities: [100 v1] Advanced Error Reporting | |
UESta: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
UEMsk: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
UESvrt: DLP+ SDES+ TLP- FCP+ CmpltTO- CmpltAbrt- UnxCmplt- RxOF+ MalfTLP+ ECRC- UnsupReq- ACSViol- | |
CESta: RxErr- BadTLP- BadDLLP- Rollover- Timeout- AdvNonFatalErr+ | |
CEMsk: RxErr- BadTLP- BadDLLP- Rollover- Timeout- AdvNonFatalErr+ | |
AERCap: First Error Pointer: 00, ECRCGenCap+ ECRCGenEn- ECRCChkCap+ ECRCChkEn- | |
MultHdrRecCap- MultHdrRecEn- TLPPfxPres- HdrLogCap- | |
HeaderLog: 00000000 00000000 00000000 00000000 | |
Capabilities: [150 v1] Virtual Channel | |
Caps: LPEVC=0 RefClk=100ns PATEntryBits=1 | |
Arb: Fixed- WRR32- WRR64- WRR128- | |
Ctrl: ArbSelect=Fixed | |
Status: InProgress- | |
VC0: Caps: PATOffset=00 MaxTimeSlots=1 RejSnoopTrans- | |
Arb: Fixed- WRR32- WRR64- WRR128- TWRR128- WRR256- | |
Ctrl: Enable+ ID=0 ArbSelect=Fixed TC/VC=ff | |
Status: NegoPending- InProgress- | |
Capabilities: [190 v1] Alternative Routing-ID Interpretation (ARI) | |
ARICap: MFVC- ACS-, Next Function: 0 | |
ARICtl: MFVC- ACS-, Function Group: 0 | |
Capabilities: [2a0 v1] Secondary PCI Express | |
LnkCtl3: LnkEquIntrruptEn- PerformEqu- | |
LaneErrStat: 0 | |
Capabilities: [2d0 v1] Latency Tolerance Reporting | |
Max snoop latency: 15728640ns | |
Max no snoop latency: 15728640ns | |
Capabilities: [310 v1] L1 PM Substates | |
L1SubCap: PCI-PM_L1.2- PCI-PM_L1.1- ASPM_L1.2- ASPM_L1.1- L1_PM_Substates- | |
L1SubCtl1: PCI-PM_L1.2- PCI-PM_L1.1- ASPM_L1.2- ASPM_L1.1- | |
L1SubCtl2: | |
Kernel driver in use: nvme | |
Kernel modules: nvme |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
02:00.0 PCI bridge: ASMedia Technology Inc. ASM2812 6-Port PCIe x4 Gen3 Packet Switch (rev 01) | |
03:00.0 PCI bridge: ASMedia Technology Inc. ASM2812 6-Port PCIe x4 Gen3 Packet Switch (rev 01) | |
03:08.0 PCI bridge: ASMedia Technology Inc. ASM2812 6-Port PCIe x4 Gen3 Packet Switch (rev 01) | |
04:00.0 Non-Volatile memory controller: Toshiba Corporation Device 0119 | |
05:00.0 Non-Volatile memory controller: Toshiba Corporation Device 0119 |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment