ex2.vhdl

entity exemplo is

port (

	a,b,c,d : in bit;
	f : out bit
     );

end exemplo;


architecture arquitetura of exemplo is

begin

	f <=  (a and b) nor (c and d) 

end;