Created
May 7, 2018 08:44
-
-
Save master-q/e987ef488fdefa2c597e74df88a6cf18 to your computer and use it in GitHub Desktop.
vivado_bitstream_error.log
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600 | |
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1945.238 ; gain = 766.211 ; free physical = 1385 ; free virtual = 2781 | |
Command: write_bitstream -force tutorial_bd_wrapper.bit | |
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020' | |
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020' | |
Running DRC as a precondition to command write_bitstream | |
INFO: [IP_Flow 19-234] Refreshing IP repositories | |
INFO: [IP_Flow 19-1704] No user IP repositories specified | |
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'. | |
INFO: [DRC 23-27] Running DRC with 4 threads | |
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 2 out of 132 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined. To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1]. NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: gpio_sw_tri_io[0], and GPIO_0_0_tri_io[0]. | |
INFO: [Vivado 12-3199] DRC finished with 1 Errors | |
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information. | |
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run. | |
INFO: [Common 17-83] Releasing license: Implementation | |
19 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered. | |
write_bitstream failed | |
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:02:14 . Memory (MB): peak = 2110.781 ; gain = 165.543 ; free physical = 1362 ; free virtual = 2713 | |
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors. | |
INFO: [Common 17-206] Exiting Vivado at Mon May 7 17:29:14 2018... |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
https://japan.xilinx.com/support/answers/56354.html で修正された。
上記の対処をせずに以下を適用しまっていいのかわからない。