Skip to content

Instantly share code, notes, and snippets.

@olofk
Created October 2, 2019 08:03
Show Gist options
  • Select an option

  • Save olofk/f4ebbe705ded80a7d44c21fac2bec27f to your computer and use it in GitHub Desktop.

Select an option

Save olofk/f4ebbe705ded80a7d44c21fac2bec27f to your computer and use it in GitHub Desktop.
Slack (VIOLATED) : -3.578ns (required time - arrival time)
Source: swervolf/rvtop/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
(rising edge-triggered cell FDCE clocked by clk50_int {rise@0.000ns fall@10.000ns period=20.000ns})
Destination: swervolf/rvtop/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[7]/CE
(rising edge-triggered cell FDCE clocked by clk50_int {rise@0.000ns fall@10.000ns period=20.000ns})
Path Group: clk50_int
Path Type: Setup (Max at Slow Process Corner)
Requirement: 20.000ns (clk50_int rise@20.000ns - clk50_int rise@0.000ns)
Data Path Delay: 19.827ns (logic 3.114ns (15.706%) route 16.713ns (84.294%))
Logic Levels: 19 (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=9)
Clock Path Skew: -3.484ns (DCD - SCD + CPR)
Destination Clock Delay (DCD): 9.467ns = ( 29.467 - 20.000 )
Source Clock Delay (SCD): 13.397ns
Clock Pessimism Removal (CPR): 0.446ns
Clock Uncertainty: 0.062ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
Total System Jitter (TSJ): 0.071ns
Discrete Jitter (DJ): 0.102ns
Phase Error (PE): 0.000ns
Location Delay type Incr(ns) Path(ns) Netlist Resource(s)
------------------------------------------------------------------- -------------------
(clock clk50_int rise edge)
0.000 0.000 r
E3 0.000 0.000 r clk (IN)
net (fo=0) 0.000 0.000 clk
E3 IBUF (Prop_ibuf_I_O) 1.482 1.482 r clk_IBUF_inst/O
net (fo=2, routed) 1.316 2.798 ddr2/ldc/clk_IBUF
PLLE2_ADV_X1Y1 PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
0.088 2.886 r ddr2/ldc/PLLE2_ADV/CLKOUT0
net (fo=1, routed) 1.713 4.599 ddr2/ldc/s7pll0_clkout0
BUFGCTRL_X0Y1 BUFG (Prop_bufg_I_O) 0.096 4.695 r ddr2/ldc/BUFG/O
net (fo=4524, routed) 1.657 6.353 clk_gen/user_clk
PLLE2_ADV_X0Y1 PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
0.088 6.441 r clk_gen/PLLE2_BASE_inst/CLKOUT1
net (fo=1, routed) 1.704 8.145 clk_gen/clk50_int
BUFGCTRL_X0Y0 BUFG (Prop_bufg_I_O) 0.096 8.241 r clk_gen/BUFG_inst/O
net (fo=16309, routed) 2.291 10.532 clk_gen/o_phy_clk_OBUF
SLICE_X52Y94 LUT2 (Prop_lut2_I0_O) 0.124 10.656 r clk_gen/dout[31]_i_5__28/O
net (fo=1, routed) 0.851 11.508 clk_gen_n_85
BUFGCTRL_X0Y7 BUFG (Prop_bufg_I_O) 0.096 11.604 r dout_reg[31]_i_2__1/O
net (fo=78, routed) 1.793 13.397 swervolf/rvtop/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/FDPE_1
SLICE_X47Y30 FDCE r swervolf/rvtop/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
------------------------------------------------------------------- -------------------
SLICE_X47Y30 FDCE (Prop_fdce_C_Q) 0.456 13.853 r swervolf/rvtop/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/Q
net (fo=5, routed) 0.464 14.317 swervolf/rvtop/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_1[26]
SLICE_X46Y29 LUT4 (Prop_lut4_I2_O) 0.124 14.441 r swervolf/rvtop/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_8__7/O
net (fo=2, routed) 0.753 15.193 swervolf/rvtop/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[15]_1[1]
SLICE_X47Y36 LUT6 (Prop_lut6_I0_O) 0.124 15.317 r swervolf/rvtop/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_5__12/O
net (fo=2, routed) 1.247 16.564 swervolf/rvtop/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[1]_rep__0_10
SLICE_X38Y60 LUT6 (Prop_lut6_I2_O) 0.124 16.688 r swervolf/rvtop/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[2]_i_2__32/O
net (fo=10, routed) 0.458 17.146 swervolf/rvtop/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[2]_0
SLICE_X35Y60 LUT4 (Prop_lut4_I0_O) 0.124 17.270 r swervolf/rvtop/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[3]_i_3__46/O
net (fo=1, routed) 0.000 17.270 swervolf/rvtop/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[8]_4[2]
SLICE_X35Y60 CARRY4 (Prop_carry4_S[2]_O[2])
0.248 17.518 r swervolf/rvtop/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
net (fo=28, routed) 1.450 18.968 swervolf/rvtop/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[3]_9[0]
SLICE_X38Y35 LUT6 (Prop_lut6_I2_O) 0.302 19.270 r swervolf/rvtop/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[10]_i_24/O
net (fo=2, routed) 0.455 19.725 swervolf/rvtop/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[10]_i_24_n_0
SLICE_X36Y34 LUT5 (Prop_lut5_I4_O) 0.124 19.849 r swervolf/rvtop/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[10]_i_19__4/O
net (fo=2, routed) 0.457 20.307 swervolf/rvtop/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[10]_6
SLICE_X33Y33 LUT2 (Prop_lut2_I0_O) 0.124 20.431 r swervolf/rvtop/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[10]_i_17__5/O
net (fo=2, routed) 0.579 21.009 swervolf/rvtop/swerv/lsu/stbuf/GenStBuf[2].stbuf_data_vldff/dffsc/dout_reg[0]_3
SLICE_X31Y33 LUT6 (Prop_lut6_I5_O) 0.124 21.133 r swervolf/rvtop/swerv/lsu/stbuf/GenStBuf[2].stbuf_data_vldff/dffsc/dout[10]_i_11__12/O
net (fo=1, routed) 0.590 21.723 swervolf/rvtop/swerv/lsu/stbuf/GenStBuf[2].stbuf_data_vldff/dffsc/dout[10]_i_11__12_n_0
SLICE_X30Y34 LUT6 (Prop_lut6_I5_O) 0.124 21.847 r swervolf/rvtop/swerv/lsu/stbuf/GenStBuf[2].stbuf_data_vldff/dffsc/dout[10]_i_2__48/O
net (fo=2, routed) 1.612 23.459 swervolf/rvtop/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/lsu_stbuf_full_any
SLICE_X34Y75 LUT2 (Prop_lut2_I1_O) 0.124 23.583 r swervolf/rvtop/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___109_i_34/O
net (fo=6, routed) 1.040 24.623 swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
SLICE_X41Y90 LUT5 (Prop_lut5_I3_O) 0.124 24.747 r swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i___1_i_18/O
net (fo=2, routed) 0.622 25.369 swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i___1_i_18_n_0
SLICE_X40Y98 LUT6 (Prop_lut6_I1_O) 0.124 25.493 r swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i___1_i_10/O
net (fo=1, routed) 0.441 25.934 swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i___1_i_10_n_0
SLICE_X40Y96 LUT6 (Prop_lut6_I2_O) 0.124 26.058 r swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i___1_i_4/O
net (fo=5, routed) 0.647 26.705 swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i___1_i_4_n_0
SLICE_X40Y94 LUT6 (Prop_lut6_I4_O) 0.124 26.829 f swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[2]_i_4/O
net (fo=31, routed) 1.140 27.969 swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
SLICE_X36Y85 LUT6 (Prop_lut6_I0_O) 0.124 28.093 f swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
net (fo=137, routed) 2.095 30.188 swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib1
SLICE_X28Y40 LUT4 (Prop_lut4_I1_O) 0.124 30.312 f swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_6/O
net (fo=2, routed) 0.769 31.081 swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_1_in10_in
SLICE_X25Y37 LUT5 (Prop_lut5_I0_O) 0.124 31.205 r swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
net (fo=136, routed) 0.747 31.952 swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
SLICE_X26Y37 LUT3 (Prop_lut3_I0_O) 0.124 32.076 r swervolf/rvtop/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__2/O
net (fo=135, routed) 1.148 33.224 swervolf/rvtop/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/ibwrite[0]
SLICE_X43Y35 FDCE r swervolf/rvtop/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[7]/CE
------------------------------------------------------------------- -------------------
(clock clk50_int rise edge)
20.000 20.000 r
E3 0.000 20.000 r clk (IN)
net (fo=0) 0.000 20.000 clk
E3 IBUF (Prop_ibuf_I_O) 1.411 21.411 r clk_IBUF_inst/O
net (fo=2, routed) 1.241 22.652 ddr2/ldc/clk_IBUF
PLLE2_ADV_X1Y1 PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
0.083 22.735 r ddr2/ldc/PLLE2_ADV/CLKOUT0
net (fo=1, routed) 1.634 24.369 ddr2/ldc/s7pll0_clkout0
BUFGCTRL_X0Y1 BUFG (Prop_bufg_I_O) 0.091 24.460 r ddr2/ldc/BUFG/O
net (fo=4524, routed) 1.535 25.996 clk_gen/user_clk
PLLE2_ADV_X0Y1 PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
0.083 26.079 r clk_gen/PLLE2_BASE_inst/CLKOUT1
net (fo=1, routed) 1.625 27.704 clk_gen/clk50_int
BUFGCTRL_X0Y0 BUFG (Prop_bufg_I_O) 0.091 27.795 r clk_gen/BUFG_inst/O
net (fo=16309, routed) 1.672 29.467 swervolf/rvtop/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/o_phy_clk_OBUF
SLICE_X43Y35 FDCE r swervolf/rvtop/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[7]/C
clock pessimism 0.446 29.913
clock uncertainty -0.062 29.851
SLICE_X43Y35 FDCE (Setup_fdce_C_CE) -0.205 29.646 swervolf/rvtop/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[7]
-------------------------------------------------------------------
required time 29.646
arrival time -33.224
-------------------------------------------------------------------
slack -3.578
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment