Skip to content

Instantly share code, notes, and snippets.

@racerxdl
Created June 4, 2020 22:17
Show Gist options
  • Save racerxdl/ad6a1c731eda207d821cff0f3a2f0236 to your computer and use it in GitHub Desktop.
Save racerxdl/ad6a1c731eda207d821cff0f3a2f0236 to your computer and use it in GitHub Desktop.
FPGA Board FT232

Generate for flash

# ecppack vhdl_blink_out.config --svf-spiflash --svf vhdl_blink.svf vhdl_blink.bit # This doesnt work

# This works
ujprog -d -j FLASH -s ../../ghdl-yosys-blink/vhdl_blink-flash.svf ../../ghdl-yosys-blink/vhdl_blink.bit

Then program:

openocd -f openocd/ft232.cfg -f openocd/LFE5U-25F.cfg -c "transport select jtag; init; svf vhdl_blink-flash.svf; exit"
adapter driver ft232r
adapter speed 3000
ft232r_restore_serial 0x15
jtag newtap ecp5 tap -irlen 8 -expected-id 0x41111043
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment