Skip to content

Instantly share code, notes, and snippets.

@rajesh-s

rajesh-s/leaderboard_cs.md

Last active May 26, 2020 08:22
Show Gist options
  • Save rajesh-s/15cee76a5696ef932e48e06e4aa88fe8 to your computer and use it in GitHub Desktop.
Save rajesh-s/15cee76a5696ef932e48e06e4aa88fe8 to your computer and use it in GitHub Desktop.
Download ZIP
Leaderboard for the CoreScore project
Raw
leaderboard_cs.md

CoreScore Leaderboard

The intent is to capture available statistics for the CoreScore project. This could be useful to analyze cores vs specific hardware, core count over time or simply admire the glorious core numbers. Ran into this thought because I wanted to find out if someone has already run CoreScore on one of the FPGA boards that I wanted to try it on.

26-May: The statistic so far is from tweets on @OlofKindgren. Hopefully, I will continually update this. My immediate intent is to get this running on my Nexys Video. Feel free to update your results.

Leaderboard

Date (Y-2020) FPGA CoreScore LUT count (TBD)
April 9 CoreScore announced
April 9 XCZU7EV 940
April 10 ZCU106 1000
May 2 ECP5 110
May 8 ULX3S 200
May 12 Cisco HWIC-3G-CDMA 84
May 25 VCU118 5087

TBD

  • Update specifications of the FPGA boards tried so far
  • Will the number of cores double every ...?
  • Create interactive charts/table for this data
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment