Created
October 18, 2017 16:47
-
-
Save robbat2/f7b3fd7e1785e5a8df327587f2ce1e5a to your computer and use it in GitHub Desktop.
lspci of Amfeltec PCIe Carrier board for 2 M.2 SSD modules & 2x Samsung 960 Pro
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| lspci of Amfeltec SKU-086-32 SQUID PCIe Carrier Board for 2 M.2 SSD modules (M.2 key M) | |
| http://amfeltec.com/products/pci-express-gen-3-carrier-board-for-2-m-2-ssd-modules/ | |
| The Amteltec shows up as 3 PCIe devices | |
| brief: | |
| 04:00.0 PCI bridge [0604]: PLX Technology, Inc. PEX 8718 16-Lane, 5-Port PCI Express Gen 3 (8.0 GT/s) Switch [10b5:8718] (rev ab) | |
| 05:01.0 PCI bridge [0604]: PLX Technology, Inc. PEX 8718 16-Lane, 5-Port PCI Express Gen 3 (8.0 GT/s) Switch [10b5:8718] (rev ab) | |
| 05:02.0 PCI bridge [0604]: PLX Technology, Inc. PEX 8718 16-Lane, 5-Port PCI Express Gen 3 (8.0 GT/s) Switch [10b5:8718] (rev ab) | |
| 06:00.0 Non-Volatile memory controller [0108]: Samsung Electronics Co Ltd NVMe SSD Controller SM961/PM961 [144d:a804] | |
| 07:00.0 Non-Volatile memory controller [0108]: Samsung Electronics Co Ltd NVMe SSD Controller SM961/PM961 [144d:a804] | |
| tree view: | |
| \-[0000:00]-+-00.0 Intel Corporation 5500 I/O Hub to ESI Port [8086:3403] | |
| +-07.0-[04-07]----00.0-[05-07]--+-01.0-[06]----00.0 Samsung Electronics Co Ltd NVMe SSD Controller SM961/PM961 [144d:a804] | |
| | \-02.0-[07]----00.0 Samsung Electronics Co Ltd NVMe SSD Controller SM961/PM961 [144d:a804] | |
| detailed: | |
| 04:00.0 PCI bridge [0604]: PLX Technology, Inc. PEX 8718 16-Lane, 5-Port PCI Express Gen 3 (8.0 GT/s) Switch [10b5:8718] (rev ab) (prog-if 00 [Normal decode]) | |
| Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+ | |
| Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx- | |
| Latency: 0, Cache Line Size: 64 bytes | |
| Interrupt: pin A routed to IRQ 32 | |
| Region 0: Memory at df1c0000 (32-bit, non-prefetchable) [size=256K] | |
| Bus: primary=04, secondary=05, subordinate=07, sec-latency=0 | |
| Memory behind bridge: df200000-df3fffff | |
| Secondary status: 66MHz- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- <SERR- <PERR- | |
| BridgeCtl: Parity+ SERR+ NoISA+ VGA- MAbort- >Reset- FastB2B- | |
| PriDiscTmr- SecDiscTmr- DiscTmrStat- DiscTmrSERREn- | |
| Capabilities: [40] Power Management version 3 | |
| Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0+,D1-,D2-,D3hot+,D3cold+) | |
| Status: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME- | |
| Capabilities: [48] MSI: Enable+ Count=1/8 Maskable+ 64bit+ | |
| Address: 00000000fee20000 Data: 4072 | |
| Masking: 000000ff Pending: 00000000 | |
| Capabilities: [68] Express (v2) Upstream Port, MSI 00 | |
| DevCap: MaxPayload 1024 bytes, PhantFunc 0 | |
| ExtTag- AttnBtn- AttnInd- PwrInd- RBE+ SlotPowerLimit 25.000W | |
| DevCtl: Report errors: Correctable- Non-Fatal+ Fatal+ Unsupported+ | |
| RlxdOrd+ ExtTag- PhantFunc- AuxPwr- NoSnoop+ | |
| MaxPayload 256 bytes, MaxReadReq 128 bytes | |
| DevSta: CorrErr+ UncorrErr- FatalErr- UnsuppReq+ AuxPwr- TransPend- | |
| LnkCap: Port #0, Speed 8GT/s, Width x8, ASPM L1, Exit Latency L0s <2us, L1 <4us | |
| ClockPM- Surprise- LLActRep- BwNot- ASPMOptComp+ | |
| LnkCtl: ASPM Disabled; Disabled- CommClk- | |
| ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt- | |
| LnkSta: Speed 5GT/s, Width x8, TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt- | |
| DevCap2: Completion Timeout: Not Supported, TimeoutDis-, LTR+, OBFF Via message | |
| DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled | |
| LnkCtl2: Target Link Speed: 8GT/s, EnterCompliance- SpeedDis- | |
| Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS- | |
| Compliance De-emphasis: -6dB | |
| LnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete-, EqualizationPhase1- | |
| EqualizationPhase2-, EqualizationPhase3-, LinkEqualizationRequest- | |
| Capabilities: [a4] Subsystem: PLX Technology, Inc. PEX 8718 16-Lane, 5-Port PCI Express Gen 3 (8.0 GT/s) Switch [10b5:8718] | |
| Capabilities: [100 v1] Device Serial Number ab-87-00-10-b5-df-0e-00 | |
| Capabilities: [fb4 v1] Advanced Error Reporting | |
| UESta: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
| UEMsk: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt+ UnxCmplt+ RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
| UESvrt: DLP+ SDES+ TLP+ FCP+ CmpltTO- CmpltAbrt- UnxCmplt- RxOF+ MalfTLP+ ECRC+ UnsupReq- ACSViol- | |
| CESta: RxErr- BadTLP- BadDLLP- Rollover- Timeout- NonFatalErr+ | |
| CEMsk: RxErr+ BadTLP+ BadDLLP+ Rollover+ Timeout+ NonFatalErr+ | |
| AERCap: First Error Pointer: 1f, GenCap+ CGenEn- ChkCap+ ChkEn- | |
| Capabilities: [138 v1] Power Budgeting <?> | |
| Capabilities: [10c v1] #19 | |
| Capabilities: [148 v1] Virtual Channel | |
| Caps: LPEVC=0 RefClk=100ns PATEntryBits=8 | |
| Arb: Fixed- WRR32- WRR64- WRR128- | |
| Ctrl: ArbSelect=Fixed | |
| Status: InProgress- | |
| VC0: Caps: PATOffset=03 MaxTimeSlots=1 RejSnoopTrans- | |
| Arb: Fixed- WRR32- WRR64+ WRR128- TWRR128- WRR256- | |
| Ctrl: Enable+ ID=0 ArbSelect=WRR64 TC/VC=ff | |
| Status: NegoPending- InProgress- | |
| Port Arbitration Table <?> | |
| Capabilities: [e00 v1] #12 | |
| Capabilities: [b00 v1] Latency Tolerance Reporting | |
| Max snoop latency: 0ns | |
| Max no snoop latency: 0ns | |
| Capabilities: [b70 v1] Vendor Specific Information: ID=0001 Rev=0 Len=010 <?> | |
| Kernel driver in use: pcieport | |
| 05:01.0 PCI bridge [0604]: PLX Technology, Inc. PEX 8718 16-Lane, 5-Port PCI Express Gen 3 (8.0 GT/s) Switch [10b5:8718] (rev ab) (prog-if 00 [Normal decode]) | |
| Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+ | |
| Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx- | |
| Latency: 0, Cache Line Size: 64 bytes | |
| Interrupt: pin A routed to IRQ 34 | |
| Bus: primary=05, secondary=06, subordinate=06, sec-latency=0 | |
| Memory behind bridge: df300000-df3fffff | |
| Secondary status: 66MHz- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- <SERR- <PERR- | |
| BridgeCtl: Parity+ SERR+ NoISA+ VGA- MAbort- >Reset- FastB2B- | |
| PriDiscTmr- SecDiscTmr- DiscTmrStat- DiscTmrSERREn- | |
| Capabilities: [40] Power Management version 3 | |
| Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0+,D1-,D2-,D3hot+,D3cold+) | |
| Status: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME- | |
| Capabilities: [48] MSI: Enable+ Count=1/8 Maskable+ 64bit+ | |
| Address: 00000000fee20000 Data: 4092 | |
| Masking: 000000ff Pending: 00000000 | |
| Capabilities: [68] Express (v2) Downstream Port (Slot+), MSI 00 | |
| DevCap: MaxPayload 1024 bytes, PhantFunc 0 | |
| ExtTag- RBE+ | |
| DevCtl: Report errors: Correctable- Non-Fatal+ Fatal+ Unsupported+ | |
| RlxdOrd+ ExtTag- PhantFunc- AuxPwr- NoSnoop+ | |
| MaxPayload 256 bytes, MaxReadReq 128 bytes | |
| DevSta: CorrErr+ UncorrErr- FatalErr- UnsuppReq+ AuxPwr- TransPend- | |
| LnkCap: Port #1, Speed 8GT/s, Width x4, ASPM L1, Exit Latency L0s <4us, L1 <4us | |
| ClockPM- Surprise+ LLActRep+ BwNot+ ASPMOptComp+ | |
| LnkCtl: ASPM Disabled; Disabled- CommClk- | |
| ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt- | |
| LnkSta: Speed 8GT/s, Width x4, TrErr- Train- SlotClk- DLActive+ BWMgmt+ ABWMgmt- | |
| SltCap: AttnBtn- PwrCtrl- MRL- AttnInd- PwrInd- HotPlug- Surprise- | |
| Slot #1, PowerLimit 25.000W; Interlock- NoCompl- | |
| SltCtl: Enable: AttnBtn- PwrFlt- MRL- PresDet- CmdCplt- HPIrq- LinkChg- | |
| Control: AttnInd Unknown, PwrInd Unknown, Power- Interlock- | |
| SltSta: Status: AttnBtn- PowerFlt- MRL- CmdCplt- PresDet+ Interlock- | |
| Changed: MRL- PresDet+ LinkState+ | |
| DevCap2: Completion Timeout: Not Supported, TimeoutDis-, LTR+, OBFF Via message ARIFwd+ | |
| DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled ARIFwd- | |
| LnkCtl2: Target Link Speed: 8GT/s, EnterCompliance- SpeedDis-, Selectable De-emphasis: -6dB | |
| Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS- | |
| Compliance De-emphasis: -6dB | |
| LnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete+, EqualizationPhase1+ | |
| EqualizationPhase2+, EqualizationPhase3+, LinkEqualizationRequest- | |
| Capabilities: [a4] Subsystem: PLX Technology, Inc. PEX 8718 16-Lane, 5-Port PCI Express Gen 3 (8.0 GT/s) Switch [10b5:8718] | |
| Capabilities: [100 v1] Device Serial Number ab-87-00-10-b5-df-0e-00 | |
| Capabilities: [fb4 v1] Advanced Error Reporting | |
| UESta: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
| UEMsk: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt+ UnxCmplt+ RxOF- MalfTLP- ECRC- UnsupReq- ACSViol+ | |
| UESvrt: DLP+ SDES+ TLP+ FCP+ CmpltTO- CmpltAbrt- UnxCmplt- RxOF+ MalfTLP+ ECRC+ UnsupReq- ACSViol- | |
| CESta: RxErr+ BadTLP+ BadDLLP+ Rollover- Timeout- NonFatalErr- | |
| CEMsk: RxErr+ BadTLP+ BadDLLP+ Rollover+ Timeout+ NonFatalErr+ | |
| AERCap: First Error Pointer: 1f, GenCap+ CGenEn- ChkCap+ ChkEn- | |
| Capabilities: [138 v1] Power Budgeting <?> | |
| Capabilities: [10c v1] #19 | |
| Capabilities: [148 v1] Virtual Channel | |
| Caps: LPEVC=0 RefClk=100ns PATEntryBits=1 | |
| Arb: Fixed- WRR32- WRR64- WRR128- | |
| Ctrl: ArbSelect=Fixed | |
| Status: InProgress- | |
| VC0: Caps: PATOffset=00 MaxTimeSlots=1 RejSnoopTrans- | |
| Arb: Fixed+ WRR32- WRR64- WRR128- TWRR128- WRR256- | |
| Ctrl: Enable+ ID=0 ArbSelect=Fixed TC/VC=ff | |
| Status: NegoPending- InProgress- | |
| Capabilities: [e00 v1] #12 | |
| Capabilities: [f24 v1] Access Control Services | |
| ACSCap: SrcValid+ TransBlk+ ReqRedir+ CmpltRedir+ UpstreamFwd+ EgressCtrl+ DirectTrans+ | |
| ACSCtl: SrcValid+ TransBlk- ReqRedir+ CmpltRedir+ UpstreamFwd+ EgressCtrl- DirectTrans- | |
| Capabilities: [b70 v1] Vendor Specific Information: ID=0001 Rev=0 Len=010 <?> | |
| Kernel driver in use: pcieport | |
| 05:02.0 PCI bridge [0604]: PLX Technology, Inc. PEX 8718 16-Lane, 5-Port PCI Express Gen 3 (8.0 GT/s) Switch [10b5:8718] (rev ab) (prog-if 00 [Normal decode]) | |
| Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+ | |
| Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx- | |
| Latency: 0, Cache Line Size: 64 bytes | |
| Interrupt: pin A routed to IRQ 36 | |
| Bus: primary=05, secondary=07, subordinate=07, sec-latency=0 | |
| Memory behind bridge: df200000-df2fffff | |
| Secondary status: 66MHz- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- <SERR- <PERR- | |
| BridgeCtl: Parity+ SERR+ NoISA+ VGA- MAbort- >Reset- FastB2B- | |
| PriDiscTmr- SecDiscTmr- DiscTmrStat- DiscTmrSERREn- | |
| Capabilities: [40] Power Management version 3 | |
| Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0+,D1-,D2-,D3hot+,D3cold+) | |
| Status: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME- | |
| Capabilities: [48] MSI: Enable+ Count=1/8 Maskable+ 64bit+ | |
| Address: 00000000fee20000 Data: 40b2 | |
| Masking: 000000ff Pending: 00000000 | |
| Capabilities: [68] Express (v2) Downstream Port (Slot+), MSI 00 | |
| DevCap: MaxPayload 1024 bytes, PhantFunc 0 | |
| ExtTag- RBE+ | |
| DevCtl: Report errors: Correctable- Non-Fatal+ Fatal+ Unsupported+ | |
| RlxdOrd+ ExtTag- PhantFunc- AuxPwr- NoSnoop+ | |
| MaxPayload 256 bytes, MaxReadReq 128 bytes | |
| DevSta: CorrErr+ UncorrErr- FatalErr- UnsuppReq+ AuxPwr- TransPend- | |
| LnkCap: Port #2, Speed 8GT/s, Width x4, ASPM L1, Exit Latency L0s <4us, L1 <4us | |
| ClockPM- Surprise+ LLActRep+ BwNot+ ASPMOptComp+ | |
| LnkCtl: ASPM Disabled; Disabled- CommClk- | |
| ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt- | |
| LnkSta: Speed 8GT/s, Width x4, TrErr- Train- SlotClk- DLActive+ BWMgmt+ ABWMgmt- | |
| SltCap: AttnBtn- PwrCtrl- MRL- AttnInd- PwrInd- HotPlug- Surprise- | |
| Slot #2, PowerLimit 25.000W; Interlock- NoCompl- | |
| SltCtl: Enable: AttnBtn- PwrFlt- MRL- PresDet- CmdCplt- HPIrq- LinkChg- | |
| Control: AttnInd Unknown, PwrInd Unknown, Power- Interlock- | |
| SltSta: Status: AttnBtn- PowerFlt- MRL- CmdCplt- PresDet+ Interlock- | |
| Changed: MRL- PresDet+ LinkState+ | |
| DevCap2: Completion Timeout: Not Supported, TimeoutDis-, LTR+, OBFF Via message ARIFwd+ | |
| DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled ARIFwd- | |
| LnkCtl2: Target Link Speed: 8GT/s, EnterCompliance- SpeedDis-, Selectable De-emphasis: -6dB | |
| Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS- | |
| Compliance De-emphasis: -6dB | |
| LnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete+, EqualizationPhase1+ | |
| EqualizationPhase2+, EqualizationPhase3+, LinkEqualizationRequest- | |
| Capabilities: [a4] Subsystem: PLX Technology, Inc. PEX 8718 16-Lane, 5-Port PCI Express Gen 3 (8.0 GT/s) Switch [10b5:8718] | |
| Capabilities: [100 v1] Device Serial Number ab-87-00-10-b5-df-0e-00 | |
| Capabilities: [fb4 v1] Advanced Error Reporting | |
| UESta: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
| UEMsk: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt+ UnxCmplt+ RxOF- MalfTLP- ECRC- UnsupReq- ACSViol+ | |
| UESvrt: DLP+ SDES+ TLP+ FCP+ CmpltTO- CmpltAbrt- UnxCmplt- RxOF+ MalfTLP+ ECRC+ UnsupReq- ACSViol- | |
| CESta: RxErr+ BadTLP- BadDLLP+ Rollover- Timeout- NonFatalErr- | |
| CEMsk: RxErr+ BadTLP+ BadDLLP+ Rollover+ Timeout+ NonFatalErr+ | |
| AERCap: First Error Pointer: 1f, GenCap+ CGenEn- ChkCap+ ChkEn- | |
| Capabilities: [138 v1] Power Budgeting <?> | |
| Capabilities: [10c v1] #19 | |
| Capabilities: [148 v1] Virtual Channel | |
| Caps: LPEVC=0 RefClk=100ns PATEntryBits=1 | |
| Arb: Fixed- WRR32- WRR64- WRR128- | |
| Ctrl: ArbSelect=Fixed | |
| Status: InProgress- | |
| VC0: Caps: PATOffset=00 MaxTimeSlots=1 RejSnoopTrans- | |
| Arb: Fixed+ WRR32- WRR64- WRR128- TWRR128- WRR256- | |
| Ctrl: Enable+ ID=0 ArbSelect=Fixed TC/VC=ff | |
| Status: NegoPending- InProgress- | |
| Capabilities: [e00 v1] #12 | |
| Capabilities: [f24 v1] Access Control Services | |
| ACSCap: SrcValid+ TransBlk+ ReqRedir+ CmpltRedir+ UpstreamFwd+ EgressCtrl+ DirectTrans+ | |
| ACSCtl: SrcValid+ TransBlk- ReqRedir+ CmpltRedir+ UpstreamFwd+ EgressCtrl- DirectTrans- | |
| Capabilities: [b70 v1] Vendor Specific Information: ID=0001 Rev=0 Len=010 <?> | |
| Kernel driver in use: pcieport | |
| 06:00.0 Non-Volatile memory controller [0108]: Samsung Electronics Co Ltd NVMe SSD Controller SM961/PM961 [144d:a804] (prog-if 02 [NVM Express]) | |
| Subsystem: Samsung Electronics Co Ltd NVMe SSD Controller SM961/PM961 [144d:a801] | |
| Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+ | |
| Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx- | |
| Latency: 0, Cache Line Size: 64 bytes | |
| Interrupt: pin A routed to IRQ 33 | |
| NUMA node: 0 | |
| Region 0: Memory at df3fc000 (64-bit, non-prefetchable) [size=16K] | |
| Capabilities: [40] Power Management version 3 | |
| Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0-,D1-,D2-,D3hot-,D3cold-) | |
| Status: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME- | |
| Capabilities: [50] MSI: Enable- Count=1/32 Maskable- 64bit+ | |
| Address: 0000000000000000 Data: 0000 | |
| Capabilities: [70] Express (v2) Endpoint, MSI 00 | |
| DevCap: MaxPayload 256 bytes, PhantFunc 0, Latency L0s unlimited, L1 unlimited | |
| ExtTag- AttnBtn- AttnInd- PwrInd- RBE+ FLReset+ SlotPowerLimit 25.000W | |
| DevCtl: Report errors: Correctable- Non-Fatal+ Fatal+ Unsupported+ | |
| RlxdOrd+ ExtTag- PhantFunc- AuxPwr- NoSnoop+ FLReset- | |
| MaxPayload 256 bytes, MaxReadReq 512 bytes | |
| DevSta: CorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr+ TransPend- | |
| LnkCap: Port #0, Speed 8GT/s, Width x4, ASPM L1, Exit Latency L0s unlimited, L1 <64us | |
| ClockPM+ Surprise- LLActRep- BwNot- ASPMOptComp+ | |
| LnkCtl: ASPM Disabled; RCB 64 bytes Disabled- CommClk- | |
| ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt- | |
| LnkSta: Speed 8GT/s, Width x4, TrErr- Train- SlotClk+ DLActive- BWMgmt- ABWMgmt- | |
| DevCap2: Completion Timeout: Range ABCD, TimeoutDis+, LTR+, OBFF Not Supported | |
| DevCtl2: Completion Timeout: 65ms to 210ms, TimeoutDis-, LTR-, OBFF Disabled | |
| LnkCtl2: Target Link Speed: 8GT/s, EnterCompliance- SpeedDis- | |
| Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS- | |
| Compliance De-emphasis: -6dB | |
| LnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete+, EqualizationPhase1+ | |
| EqualizationPhase2+, EqualizationPhase3+, LinkEqualizationRequest- | |
| Capabilities: [b0] MSI-X: Enable+ Count=8 Masked- | |
| Vector table: BAR=0 offset=00003000 | |
| PBA: BAR=0 offset=00002000 | |
| Capabilities: [100 v2] Advanced Error Reporting | |
| UESta: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
| UEMsk: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt+ UnxCmplt+ RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
| UESvrt: DLP+ SDES+ TLP+ FCP+ CmpltTO+ CmpltAbrt- UnxCmplt- RxOF+ MalfTLP+ ECRC+ UnsupReq- ACSViol- | |
| CESta: RxErr- BadTLP- BadDLLP- Rollover- Timeout- NonFatalErr- | |
| CEMsk: RxErr+ BadTLP+ BadDLLP+ Rollover+ Timeout+ NonFatalErr+ | |
| AERCap: First Error Pointer: 00, GenCap+ CGenEn- ChkCap+ ChkEn- | |
| Capabilities: [148 v1] Device Serial Number 00-00-00-00-00-00-00-00 | |
| Capabilities: [158 v1] Power Budgeting <?> | |
| Capabilities: [168 v1] #19 | |
| Capabilities: [188 v1] Latency Tolerance Reporting | |
| Max snoop latency: 0ns | |
| Max no snoop latency: 0ns | |
| Capabilities: [190 v1] L1 PM Substates | |
| L1SubCap: PCI-PM_L1.2+ PCI-PM_L1.1+ ASPM_L1.2+ ASPM_L1.1+ L1_PM_Substates+ | |
| PortCommonModeRestoreTime=10us PortTPowerOnTime=10us | |
| Kernel driver in use: nvme | |
| 07:00.0 Non-Volatile memory controller [0108]: Samsung Electronics Co Ltd NVMe SSD Controller SM961/PM961 [144d:a804] (prog-if 02 [NVM Express]) | |
| Subsystem: Samsung Electronics Co Ltd NVMe SSD Controller SM961/PM961 [144d:a801] | |
| Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+ | |
| Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx- | |
| Latency: 0, Cache Line Size: 64 bytes | |
| Interrupt: pin A routed to IRQ 35 | |
| NUMA node: 0 | |
| Region 0: Memory at df2fc000 (64-bit, non-prefetchable) [size=16K] | |
| Capabilities: [40] Power Management version 3 | |
| Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0-,D1-,D2-,D3hot-,D3cold-) | |
| Status: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME- | |
| Capabilities: [50] MSI: Enable- Count=1/32 Maskable- 64bit+ | |
| Address: 0000000000000000 Data: 0000 | |
| Capabilities: [70] Express (v2) Endpoint, MSI 00 | |
| DevCap: MaxPayload 256 bytes, PhantFunc 0, Latency L0s unlimited, L1 unlimited | |
| ExtTag- AttnBtn- AttnInd- PwrInd- RBE+ FLReset+ SlotPowerLimit 25.000W | |
| DevCtl: Report errors: Correctable- Non-Fatal+ Fatal+ Unsupported+ | |
| RlxdOrd+ ExtTag- PhantFunc- AuxPwr- NoSnoop+ FLReset- | |
| MaxPayload 256 bytes, MaxReadReq 512 bytes | |
| DevSta: CorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr+ TransPend- | |
| LnkCap: Port #0, Speed 8GT/s, Width x4, ASPM L1, Exit Latency L0s unlimited, L1 <64us | |
| ClockPM+ Surprise- LLActRep- BwNot- ASPMOptComp+ | |
| LnkCtl: ASPM Disabled; RCB 64 bytes Disabled- CommClk- | |
| ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt- | |
| LnkSta: Speed 8GT/s, Width x4, TrErr- Train- SlotClk+ DLActive- BWMgmt- ABWMgmt- | |
| DevCap2: Completion Timeout: Range ABCD, TimeoutDis+, LTR+, OBFF Not Supported | |
| DevCtl2: Completion Timeout: 65ms to 210ms, TimeoutDis-, LTR-, OBFF Disabled | |
| LnkCtl2: Target Link Speed: 8GT/s, EnterCompliance- SpeedDis- | |
| Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS- | |
| Compliance De-emphasis: -6dB | |
| LnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete+, EqualizationPhase1+ | |
| EqualizationPhase2+, EqualizationPhase3+, LinkEqualizationRequest- | |
| Capabilities: [b0] MSI-X: Enable+ Count=8 Masked- | |
| Vector table: BAR=0 offset=00003000 | |
| PBA: BAR=0 offset=00002000 | |
| Capabilities: [100 v2] Advanced Error Reporting | |
| UESta: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
| UEMsk: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt+ UnxCmplt+ RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- | |
| UESvrt: DLP+ SDES+ TLP+ FCP+ CmpltTO+ CmpltAbrt- UnxCmplt- RxOF+ MalfTLP+ ECRC+ UnsupReq- ACSViol- | |
| CESta: RxErr- BadTLP- BadDLLP- Rollover- Timeout- NonFatalErr- | |
| CEMsk: RxErr+ BadTLP+ BadDLLP+ Rollover+ Timeout+ NonFatalErr+ | |
| AERCap: First Error Pointer: 00, GenCap+ CGenEn- ChkCap+ ChkEn- | |
| Capabilities: [148 v1] Device Serial Number 00-00-00-00-00-00-00-00 | |
| Capabilities: [158 v1] Power Budgeting <?> | |
| Capabilities: [168 v1] #19 | |
| Capabilities: [188 v1] Latency Tolerance Reporting | |
| Max snoop latency: 0ns | |
| Max no snoop latency: 0ns | |
| Capabilities: [190 v1] L1 PM Substates | |
| L1SubCap: PCI-PM_L1.2+ PCI-PM_L1.1+ ASPM_L1.2+ ASPM_L1.1+ L1_PM_Substates+ | |
| PortCommonModeRestoreTime=10us PortTPowerOnTime=10us | |
| Kernel driver in use: nvme | |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment