Skip to content

Instantly share code, notes, and snippets.

@robstewart57
Created July 22, 2014 18:13
Show Gist options
  • Save robstewart57/813470cd4b9cc7748be5 to your computer and use it in GitHub Desktop.
Save robstewart57/813470cd4b9cc7748be5 to your computer and use it in GitHub Desktop.
Output of ttanetgen targetting Zedboard xc7z020
./libs/ttanetgen -c .
*********************************************************************
* Compile the application for the TTA processors network
*********************************************************************
>> Compile code of processor_decoder_parser_parseheaders.
>> Compile code of processor_decoder_parser_mvseq.
>> Compile code of processor_decoder_texture_idct2d.
>> Compile code of processor_decoder_texture_IAP.
>> Compile code of processor_decoder_motion_interpolation.
>> Compile code of processor_decoder_texture_DCsplit.
>> Compile code of processor_decoder_texture_DCReconstruction_addressing.
>> Compile code of processor_decoder_texture_IQ.
>> Compile code of processor_decoder_parser_blkexp.
>> Compile code of processor_checksum.
>> Compile code of processor_fps_eval.
>> Compile code of processor_decoder_motion_framebuf.
>> Compile code of processor_decoder_texture_IS.
>> Compile code of processor_decoder_texture_DCReconstruction_invpred.
>> Compile code of processor_source.
>> Compile code of processor_decoder_parser_mvrecon.
>> Compile code of processor_decoder_merger.
>> Compile code of processor_decoder_motion_add.
* Compilation of code for 18 processors done in 224.590413 seconds.
5.>> export TCE_OSAL_PATH=/home/xq32/orc_apps/Research/Research_Topsynthesis_serial_ttagenearate/libs/opset
Seems in this step, nothing happens.
6.>> ttanetsim -n top.pndf
Run
Run
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
Compiled = 0
7. ./libs/ttanetgen -g .
INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'dram_processor_decoder_motion_framebuf'...
ERROR:sim - User configuration exceeds BRAM count in the selected
deviceERROR:sim:963 - IP initializer could not set IP core parameters on IP
model
ERROR:sim - User configuration exceeds BRAM count in the selected
deviceERROR:sim - Failed to initialize IP model.
ERROR:sim - Failed executing Tcl generator.
ERROR:sim - Failed to generate 'dram_processor_decoder_motion_framebuf'. Failed
executing Tcl generator.
ERROR:sim:877 - Error found during execution of IP 'Block Memory Generator v7.3'
ERROR: [Errno 2] No such file or directory: '/home/xq32/orc-apps/Research/Research_Topsynthesis_serial_ttagenerate/processor_decoder_motion_framebuf/ipcore_dir_gen/dram_processor_decoder_motion_framebuf.ngc'
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment