Skip to content

Instantly share code, notes, and snippets.

@rw-r-r-0644

rw-r-r-0644/codes.c

Created April 15, 2020 19:39
Show Gist options

  • Select an option

    Learn more about clone URLs
  • Save rw-r-r-0644/3aeed6ab7835891526936f76d49ea7ab to your computer and use it in GitHub Desktop.

Select an option

Learn more about clone URLs
Save rw-r-r-0644/3aeed6ab7835891526936f76d49ea7ab to your computer and use it in GitHub Desktop.
Download ZIP
gecko-code-parser
Raw
codes.c
#include <stdio.h>
#include <stdint.h>
#include <stdarg.h>
#include <stdlib.h>
#include <string.h>
#include <time.h>
#include "codes.h"
#include "vle.h"
char *psize(int size, uint32_t value)
{
char *pbuffer = malloc(32);
switch (size)
{
case VALUE_SIZE_EIGHT_BIT:
snprintf(pbuffer, 32, "%02X", value & 0xFF);
break;
case VALUE_SIZE_SIXTEEN_BIT:
snprintf(pbuffer, 32, "%04X", value & 0xFFFF);
break;
case VALUE_SIZE_THIRTY_TWO_BIT:
snprintf(pbuffer, 32, "%08X", value);
break;
default:
pbuffer[0] = '\0';
break;
}
return pbuffer;
}
char *psizevalue(int size)
{
switch (size)
{
case VALUE_SIZE_EIGHT_BIT:
return "8";
case VALUE_SIZE_SIXTEEN_BIT:
return "16";
case VALUE_SIZE_THIRTY_TWO_BIT:
return "32";
default:
break;
}
return "";
}
int read_token(FILE *f, uint32_t *a, uint32_t *b, uint8_t *pa, uint8_t *pb)
{
int ret = fscanf(f, "%08X %08X\n", a, b) == 2;
pa[0] = ((uint8_t*)a)[3];
pa[1] = ((uint8_t*)a)[2];
pa[2] = ((uint8_t*)a)[1];
pa[3] = ((uint8_t*)a)[0];
pb[0] = ((uint8_t*)b)[3];
pb[1] = ((uint8_t*)b)[2];
pb[2] = ((uint8_t*)b)[1];
pb[3] = ((uint8_t*)b)[0];
return ret;
}
void print_indented(int indent, const char *fmt, ...)
{
va_list arg;
va_start (arg, fmt);
for (int i = 0; i < indent * 4; i++)
putchar(' ');
vprintf (fmt, arg);
va_end (arg);
}
int main(int argc, char *argv[])
{
FILE *file = fopen(argv[1], "r");
srand (time(NULL));
uint32_t a, b, c, d;
uint8_t pa[4], pb[4], pc[4], pd[4];
while (read_token(file, &a, &b, pa, pb))
{
static int indent = 0;
int op = pa[0];
int size = pa[1] & 0xF;
int pointer = (pa[1] >> 4) & 0xF;
#define print(...) print_indented(indent, __VA_ARGS__)
switch(op)
{
case CODE_TYPE_RAM_WRITE:
{
if (pointer == POINTER_NO_POINTER)
{
read_token(file, &c, &d, pc, pd);
char *sc = psize(size, c);
print("WRITE%s(0x%08X, 0x%s)\n", psizevalue(size), b, sc);
free(sc);
}
else
{
uint16_t offset = a & 0xFFFF;
char *sb = psize(size, b);
print("WRITE%s(ADDR + 0x%X, 0x%s)\n", psizevalue(size), offset, sb);
free(sb);
}
}
break;
case CODE_TYPE_IF_EQUAL:
case CODE_TYPE_IF_NOT_EQUAL:
case CODE_TYPE_IF_GREATER:
case CODE_TYPE_IF_LESS:
case CODE_TYPE_IF_GREATER_THAN_OR_EQUAL:
case CODE_TYPE_IF_LESS_THAN_OR_EQUAL:
{
const char *sop = (const char *[]){"=", "!=", ">", "<", ">=", "<="}[op - 3];
read_token(file, &c, &d, pc, pd);
char *sc = psize(size, c);
print("IF ( READ%s(%s%08X) %s %s )\n",
psizevalue(size),
(pointer == POINTER_POINTER) ? "ADDR + " : "",
b,
sop,
sc
);
free(sc);
indent++;
}
break;
/*
03100000 FFFFFFFF
000000AA 00000000
IF READ8(ADDR + FFFFFFFF) == AA
03010000 AAAAAAAA
0000FFFF 00000000
IF READ32(AAAAAAAA) > FFFFFFFF
05020000 AAAAAAAA
FFFFFFFF 00000000
IF READ16(AAAAAAAA) > FFFF
05010000 AAAAAAAA
0000FFFF 00000000
IF (READ8(AAAAAAAA) > FF)
05000000 AAAAAAAA
000000FF 00000000
*/
case CODE_TYPE_TERMINATOR:
{
if (b == 0xDEADCAFE && indent > 0)
{
indent--;
print("ENDIF\n");
}
}
break;
case CODE_TYPE_LOAD_POINTER:
{
read_token(file, &c, &d, pc, pd);
print("ADDR = READ32(0x%08X)\n", b);
}
break;
case CODE_TYPE_EXECUTE_ASSEMBLY:
{
char tmp[256];
uint8_t *buf = malloc(pa[3] * 8);
printf("ASSEMBLY\n");
for (int i = 0; i < pa[3]; i++)
{
read_token(file, &c, &d, pc, pd);
memcpy(&buf[i*8+0], &c, 4);
memcpy(&buf[i*8+4], &d, 4);
}
for (int i = 0; i < pa[3]; i++)
{
printf("%d) %02X%02X%02X%02X\n", i, (unsigned)buf[i*8+0], (unsigned)buf[i*8+1], (unsigned)buf[i*8+2], (unsigned)buf[i*8+3]);
printf("%d) %02X%02X%02X%02X\n", i, (unsigned)buf[i*8+4], (unsigned)buf[i*8+5], (unsigned)buf[i*8+6], (unsigned)buf[i*8+7]);
}
vle_t* instr = NULL;
vle_handle handle;
if (vle_init(&handle, buf, pa[3] * 8, 0))
break;
while((instr = vle_next(&handle)))
{
vle_snprint(tmp, 256, instr);
print("%s\n", tmp);
vle_free(instr);
}
printf("NO INSTRUCTIONS??\n");
}
break;
/* C0000005 60000000
3D201234 61295678
81490000 394A0001
91490000 60000000
3C40010F 60426AE0
7C4903A6 4E800420
C0000005 60000000
3D201234 61295678
81490000 394A0001
91490000 60000000
C0000007 60000000
3D201234 61295678
81490000 394A0001
91490000 60000000
60000000 60000000
60000000 60000000
C0000007 60000000
3D201234 61295678
81490000 394A0001
91490000 60000000
60000000 60000000
60000000 60000000
3C40010F 60426AE0
7C4903A6 4E800420
*/
default:
break;
}
}
fclose(file);
}
Raw
codes.h
#pragma once
enum CodeType {
CODE_TYPE_RAM_WRITE = 0x00,
CODE_TYPE_STRING_WRITE = 0x01,
CODE_TYPE_SKIP_WRITE = 0x02,
CODE_TYPE_IF_EQUAL = 0x03,
CODE_TYPE_IF_NOT_EQUAL = 0x04,
CODE_TYPE_IF_GREATER = 0x05,
CODE_TYPE_IF_LESS = 0x06,
CODE_TYPE_IF_GREATER_THAN_OR_EQUAL = 0x07,
CODE_TYPE_IF_LESS_THAN_OR_EQUAL = 0x08,
CODE_TYPE_AND = 0x09,
CODE_TYPE_OR = 0x0A,
CODE_TYPE_IF_VALUE_BETWEEN = 0x0B,
CODE_TYPE_ADD_TIME_DEPENDENCE = 0x0C,
CODE_TYPE_RESET_TIMER = 0x0D,
CODE_TYPE_LOAD_INTEGER = 0x10,
CODE_TYPE_STORE_INTEGER = 0x11,
CODE_TYPE_LOAD_FLOAT = 0x12,
CODE_TYPE_STORE_FLOAT = 0x13,
CODE_TYPE_INTEGER_OPERATION = 0x14,
CODE_TYPE_FLOAT_OPERATION = 0x15,
CODE_TYPE_FILL_MEMORY_AREA = 0x20,
CODE_TYPE_LOAD_POINTER = 0x30,
CODE_TYPE_ADD_OFFSET_TO_POINTER = 0x31,
CODE_TYPE_LOAD_POINTER_DIRECTLY = 0x32,
CODE_TYPE_EXECUTE_ASSEMBLY = 0xC0,
CODE_TYPE_PERFORM_SYSTEM_CALL = 0xC1,
CODE_TYPE_TERMINATOR = 0xD0,
CODE_TYPE_NO_OPERATION = 0xD1,
CODE_TYPE_TIMER_TERMINATION = 0xD2,
CODE_TYPE_CORRUPTER = 0xF0,
CODE_TYPE_SEARCH_TEMPLATE = 0xF6,
CODE_TYPE_PROCEDURE_CALL = 0xF8,
};
enum ValueSize {
VALUE_SIZE_EIGHT_BIT = 0x00,
VALUE_SIZE_SIXTEEN_BIT = 0x01,
VALUE_SIZE_THIRTY_TWO_BIT = 0x02
};
enum IntegerRegisterOperation {
INTEGER_REGISTER_OPERATION_ADDITION = 0x00,
INTEGER_REGISTER_OPERATION_SUBTRACTION = 0x01,
INTEGER_REGISTER_OPERATION_MULTIPLICATION = 0x02,
INTEGER_REGISTER_OPERATION_DIVISION = 0x03
};
enum IntegerDirectValueOperation {
INTEGER_DIRECT_VALUE_OPERATION_ADDITION = 0x04,
INTEGER_DIRECT_VALUE_OPERATION_SUBTRACTION = 0x05,
INTEGER_DIRECT_VALUE_OPERATION_DIVISION = 0x06,
INTEGER_DIRECT_VALUE_OPERATION_MULTIPLICATION = 0x07,
};
enum FloatRegisterOperation {
FLOAT_REGISTER_OPERATION_ADDITION = 0x00,
FLOAT_REGISTER_OPERATION_SUBTRACTION = 0x01,
FLOAT_REGISTER_OPERATION_MULTIPLICATION = 0x02,
FLOAT_REGISTER_OPERATION_DIVISION = 0x03,
FLOAT_REGISTER_OPERATION_FLOAT_TO_INTEGER = 0x08
};
enum FloatDirectValueOperation {
FLOAT_DIRECT_VALUE_OPERATION_ADDITION = 0x04,
FLOAT_DIRECT_VALUE_OPERATION_SUBTRACTION = 0x05,
FLOAT_DIRECT_VALUE_OPERATION_MULTIPLICATION = 0x06,
FLOAT_DIRECT_VALUE_OPERATION_DIVISION = 0x07,
};
enum ComparisonType {
COMPARISON_TYPE_EQUAL = CODE_TYPE_IF_EQUAL,
COMPARISON_TYPE_NOT_EQUAL = CODE_TYPE_IF_NOT_EQUAL,
COMPARISON_TYPE_GREATER_THAN = CODE_TYPE_IF_GREATER,
COMPARISON_TYPE_LESS_THAN = CODE_TYPE_IF_LESS,
COMPARISON_TYPE_GREATER_THAN_OR_EQUAL = CODE_TYPE_IF_GREATER_THAN_OR_EQUAL,
COMPARISON_TYPE_LESS_THAN_OR_EQUAL = CODE_TYPE_IF_LESS_THAN_OR_EQUAL,
COMPARISON_TYPE_AND = CODE_TYPE_AND,
COMPARISON_TYPE_OR = CODE_TYPE_OR,
COMPARISON_TYPE_VALUE_BETWEEN = CODE_TYPE_IF_VALUE_BETWEEN,
};
enum Pointer {
POINTER_NO_POINTER = 0x00,
POINTER_POINTER = 0x01
};
Raw
gistfile1.txt
#include <stdio.h>
#include <stdint.h>
#include <stdarg.h>
#include <stdlib.h>
#include <string.h>
#include <time.h>
#include "codes.h"
#include "vle.h"
char *psize(int size, uint32_t value)
{
char *pbuffer = malloc(32);
switch (size)
{
case VALUE_SIZE_EIGHT_BIT:
snprintf(pbuffer, 32, "%02X", value & 0xFF);
break;
case VALUE_SIZE_SIXTEEN_BIT:
snprintf(pbuffer, 32, "%04X", value & 0xFFFF);
break;
case VALUE_SIZE_THIRTY_TWO_BIT:
snprintf(pbuffer, 32, "%08X", value);
break;
default:
pbuffer[0] = '\0';
break;
}
return pbuffer;
}
char *psizevalue(int size)
{
switch (size)
{
case VALUE_SIZE_EIGHT_BIT:
return "8";
case VALUE_SIZE_SIXTEEN_BIT:
return "16";
case VALUE_SIZE_THIRTY_TWO_BIT:
return "32";
default:
break;
}
return "";
}
int read_token(FILE *f, uint32_t *a, uint32_t *b, uint8_t *pa, uint8_t *pb)
{
int ret = fscanf(f, "%08X %08X\n", a, b) == 2;
pa[0] = ((uint8_t*)a)[3];
pa[1] = ((uint8_t*)a)[2];
pa[2] = ((uint8_t*)a)[1];
pa[3] = ((uint8_t*)a)[0];
pb[0] = ((uint8_t*)b)[3];
pb[1] = ((uint8_t*)b)[2];
pb[2] = ((uint8_t*)b)[1];
pb[3] = ((uint8_t*)b)[0];
return ret;
}
void print_indented(int indent, const char *fmt, ...)
{
va_list arg;
va_start (arg, fmt);
for (int i = 0; i < indent * 4; i++)
putchar(' ');
vprintf (fmt, arg);
va_end (arg);
}
int main(int argc, char *argv[])
{
FILE *file = fopen(argv[1], "r");
srand (time(NULL));
uint32_t a, b, c, d;
uint8_t pa[4], pb[4], pc[4], pd[4];
while (read_token(file, &a, &b, pa, pb))
{
static int indent = 0;
int op = pa[0];
int size = pa[1] & 0xF;
int pointer = (pa[1] >> 4) & 0xF;
#define print(...) print_indented(indent, __VA_ARGS__)
switch(op)
{
case CODE_TYPE_RAM_WRITE:
{
if (pointer == POINTER_NO_POINTER)
{
read_token(file, &c, &d, pc, pd);
char *sc = psize(size, c);
print("WRITE%s(0x%08X, 0x%s)\n", psizevalue(size), b, sc);
free(sc);
}
else
{
uint16_t offset = a & 0xFFFF;
char *sb = psize(size, b);
print("WRITE%s(ADDR + 0x%X, 0x%s)\n", psizevalue(size), offset, sb);
free(sb);
}
}
break;
case CODE_TYPE_IF_EQUAL:
case CODE_TYPE_IF_NOT_EQUAL:
case CODE_TYPE_IF_GREATER:
case CODE_TYPE_IF_LESS:
case CODE_TYPE_IF_GREATER_THAN_OR_EQUAL:
case CODE_TYPE_IF_LESS_THAN_OR_EQUAL:
{
const char *sop = (const char *[]){"=", "!=", ">", "<", ">=", "<="}[op - 3];
read_token(file, &c, &d, pc, pd);
char *sc = psize(size, c);
print("IF ( READ%s(%s%08X) %s %s )\n",
psizevalue(size),
(pointer == POINTER_POINTER) ? "ADDR + " : "",
b,
sop,
sc
);
free(sc);
indent++;
}
break;
/*
03100000 FFFFFFFF
000000AA 00000000
IF READ8(ADDR + FFFFFFFF) == AA
03010000 AAAAAAAA
0000FFFF 00000000
IF READ32(AAAAAAAA) > FFFFFFFF
05020000 AAAAAAAA
FFFFFFFF 00000000
IF READ16(AAAAAAAA) > FFFF
05010000 AAAAAAAA
0000FFFF 00000000
IF (READ8(AAAAAAAA) > FF)
05000000 AAAAAAAA
000000FF 00000000
*/
case CODE_TYPE_TERMINATOR:
{
if (b == 0xDEADCAFE && indent > 0)
{
indent--;
print("ENDIF\n");
}
}
break;
case CODE_TYPE_LOAD_POINTER:
{
read_token(file, &c, &d, pc, pd);
print("ADDR = READ32(0x%08X)\n", b);
}
break;
case CODE_TYPE_EXECUTE_ASSEMBLY:
{
char tmp[256];
uint8_t *buf = malloc(pa[3] * 8);
printf("ASSEMBLY\n");
for (int i = 0; i < pa[3]; i++)
{
read_token(file, &c, &d, pc, pd);
memcpy(&buf[i*8+0], &c, 4);
memcpy(&buf[i*8+4], &d, 4);
}
for (int i = 0; i < pa[3]; i++)
{
printf("%d) %02X%02X%02X%02X\n", i, (unsigned)buf[i*8+0], (unsigned)buf[i*8+1], (unsigned)buf[i*8+2], (unsigned)buf[i*8+3]);
printf("%d) %02X%02X%02X%02X\n", i, (unsigned)buf[i*8+4], (unsigned)buf[i*8+5], (unsigned)buf[i*8+6], (unsigned)buf[i*8+7]);
}
vle_t* instr = NULL;
vle_handle handle;
if (vle_init(&handle, buf, pa[3] * 8, 0))
break;
while((instr = vle_next(&handle)))
{
vle_snprint(tmp, 256, instr);
print("%s\n", tmp);
vle_free(instr);
}
printf("NO INSTRUCTIONS??\n");
}
break;
/* C0000005 60000000
3D201234 61295678
81490000 394A0001
91490000 60000000
3C40010F 60426AE0
7C4903A6 4E800420
C0000005 60000000
3D201234 61295678
81490000 394A0001
91490000 60000000
C0000007 60000000
3D201234 61295678
81490000 394A0001
91490000 60000000
60000000 60000000
60000000 60000000
C0000007 60000000
3D201234 61295678
81490000 394A0001
91490000 60000000
60000000 60000000
60000000 60000000
3C40010F 60426AE0
7C4903A6 4E800420
*/
default:
break;
}
}
fclose(file);
}
#pragma once
enum CodeType {
CODE_TYPE_RAM_WRITE = 0x00,
CODE_TYPE_STRING_WRITE = 0x01,
CODE_TYPE_SKIP_WRITE = 0x02,
CODE_TYPE_IF_EQUAL = 0x03,
CODE_TYPE_IF_NOT_EQUAL = 0x04,
CODE_TYPE_IF_GREATER = 0x05,
CODE_TYPE_IF_LESS = 0x06,
CODE_TYPE_IF_GREATER_THAN_OR_EQUAL = 0x07,
CODE_TYPE_IF_LESS_THAN_OR_EQUAL = 0x08,
CODE_TYPE_AND = 0x09,
CODE_TYPE_OR = 0x0A,
CODE_TYPE_IF_VALUE_BETWEEN = 0x0B,
CODE_TYPE_ADD_TIME_DEPENDENCE = 0x0C,
CODE_TYPE_RESET_TIMER = 0x0D,
CODE_TYPE_LOAD_INTEGER = 0x10,
CODE_TYPE_STORE_INTEGER = 0x11,
CODE_TYPE_LOAD_FLOAT = 0x12,
CODE_TYPE_STORE_FLOAT = 0x13,
CODE_TYPE_INTEGER_OPERATION = 0x14,
CODE_TYPE_FLOAT_OPERATION = 0x15,
CODE_TYPE_FILL_MEMORY_AREA = 0x20,
CODE_TYPE_LOAD_POINTER = 0x30,
CODE_TYPE_ADD_OFFSET_TO_POINTER = 0x31,
CODE_TYPE_LOAD_POINTER_DIRECTLY = 0x32,
CODE_TYPE_EXECUTE_ASSEMBLY = 0xC0,
CODE_TYPE_PERFORM_SYSTEM_CALL = 0xC1,
CODE_TYPE_TERMINATOR = 0xD0,
CODE_TYPE_NO_OPERATION = 0xD1,
CODE_TYPE_TIMER_TERMINATION = 0xD2,
CODE_TYPE_CORRUPTER = 0xF0,
CODE_TYPE_SEARCH_TEMPLATE = 0xF6,
CODE_TYPE_PROCEDURE_CALL = 0xF8,
};
enum ValueSize {
VALUE_SIZE_EIGHT_BIT = 0x00,
VALUE_SIZE_SIXTEEN_BIT = 0x01,
VALUE_SIZE_THIRTY_TWO_BIT = 0x02
};
enum IntegerRegisterOperation {
INTEGER_REGISTER_OPERATION_ADDITION = 0x00,
INTEGER_REGISTER_OPERATION_SUBTRACTION = 0x01,
INTEGER_REGISTER_OPERATION_MULTIPLICATION = 0x02,
INTEGER_REGISTER_OPERATION_DIVISION = 0x03
};
enum IntegerDirectValueOperation {
INTEGER_DIRECT_VALUE_OPERATION_ADDITION = 0x04,
INTEGER_DIRECT_VALUE_OPERATION_SUBTRACTION = 0x05,
INTEGER_DIRECT_VALUE_OPERATION_DIVISION = 0x06,
INTEGER_DIRECT_VALUE_OPERATION_MULTIPLICATION = 0x07,
};
enum FloatRegisterOperation {
FLOAT_REGISTER_OPERATION_ADDITION = 0x00,
FLOAT_REGISTER_OPERATION_SUBTRACTION = 0x01,
FLOAT_REGISTER_OPERATION_MULTIPLICATION = 0x02,
FLOAT_REGISTER_OPERATION_DIVISION = 0x03,
FLOAT_REGISTER_OPERATION_FLOAT_TO_INTEGER = 0x08
};
enum FloatDirectValueOperation {
FLOAT_DIRECT_VALUE_OPERATION_ADDITION = 0x04,
FLOAT_DIRECT_VALUE_OPERATION_SUBTRACTION = 0x05,
FLOAT_DIRECT_VALUE_OPERATION_MULTIPLICATION = 0x06,
FLOAT_DIRECT_VALUE_OPERATION_DIVISION = 0x07,
};
enum ComparisonType {
COMPARISON_TYPE_EQUAL = CODE_TYPE_IF_EQUAL,
COMPARISON_TYPE_NOT_EQUAL = CODE_TYPE_IF_NOT_EQUAL,
COMPARISON_TYPE_GREATER_THAN = CODE_TYPE_IF_GREATER,
COMPARISON_TYPE_LESS_THAN = CODE_TYPE_IF_LESS,
COMPARISON_TYPE_GREATER_THAN_OR_EQUAL = CODE_TYPE_IF_GREATER_THAN_OR_EQUAL,
COMPARISON_TYPE_LESS_THAN_OR_EQUAL = CODE_TYPE_IF_LESS_THAN_OR_EQUAL,
COMPARISON_TYPE_AND = CODE_TYPE_AND,
COMPARISON_TYPE_OR = CODE_TYPE_OR,
COMPARISON_TYPE_VALUE_BETWEEN = CODE_TYPE_IF_VALUE_BETWEEN,
};
enum Pointer {
POINTER_NO_POINTER = 0x00,
POINTER_POINTER = 0x01
};
/* LGPL - Copyright 2017-2018 - wargio */
#ifndef LIB_PPCVLE_INTERNAL
#define LIB_PPCVLE_INTERNAL
typedef struct {
ut16 mask;
ut16 shr;
ut16 shl;
ut16 add;
ut8 idx;
ut8 type;
} field_t;
typedef struct {
const char* name;
ut32 op;
ut32 mask;
ut16 type;
ut16 types[5];
} e_vle_t;
typedef struct {
const char* name;
ut16 op;
ut16 mask;
ut16 n;
field_t fields[5];
} se_vle_t;
typedef struct {
const char* name;
ut32 op;
ut32 mask;
ut16 type;
ut16 types[5];
} ppc_t;
#endif
/* LGPL - Copyright 2017-2018 - wargio */
#include "vle.h"
#include "vle_internal.h"
#include <stdlib.h>
#include <stdio.h>
#define PFMT64x "llx"
#define E_NONE 0
#define E_BD15 1
#define E_BD15b 2
#define E_BD15c 3
#define E_BD24 4
#define E_D 5
#define E_D8 6
#define E_D8_N 7
#define E_I16A 8
#define E_I16L 9
#define E_I16LS 10
#define E_IA16 11
#define E_IA16U 12
#define E_LI20 13
#define E_M 14
#define E_SCI8 15
#define E_SCI8CR 16
#define E_SCI8I 17
#define E_X 18
#define E_XCR 19
#define E_XL 20
#define E_XLSP 21
#define E_XRA 22
#define F_CFH 23
#define E_MASK_X 0x03FFF800
#define E_MASK_XL 0x03FFF801
#define E_MASK_D 0x03FFFFFF
#define E_MASK_D8 0x03FF00FF
#define E_MASK_I16A 0x03FF07FF
#define E_MASK_SCI8 0x03FF07FF
#define E_MASK_I16L 0x03FF07FF
#define E_MASK_BD24 0x03FFFFFE
#define E_MASK_BD15 0x000CFFFE
#define E_MASK_IA16 0x03FF07FF
#define E_MASK_LI20 0x03FF7FFF
#define E_MASK_M 0x03FFFFFE
#define F_NONE 0
#define F_X 1
#define F_XO 2
#define F_EVX 3
#define F_CMP 4
#define F_DCBF 5
#define F_DCBL 6
#define F_DCI 7
#define F_EXT 8
#define F_A 9
#define F_XFX 10
#define F_XER 11
#define F_MFPR 12
#define F_MTPR 13
#define F_X_EI 14
#define F_XRA 15
#define F_MASK_X 0x03FFF800
#define F_MASK_XO 0x03FFF800
#define F_MASK_EVX 0x03FFF800
#define F_MASK_CMP 0x039FF800
#define F_MASK_DCBF 0x00FFF800
#define F_MASK_DCBL 0x01FFF800
#define F_MASK_DCI 0x00FFF800
#define F_MASK_EXT 0x03FF0000
#define F_MASK_A 0x01FFFFC0
#define F_MASK_XFX 0x03FFF800
#define F_MASK_XER 0x03FFF800
#define F_MASK_MFPR 0x03FFF800
#define F_MASK_MTPR 0x03FFF800
#define F_MASK_CFH 0x03E0F800
const ppc_t ppc_ops[] = {
// { "name" , op , mask , type , {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_REG, TYPE_REG}}
{ "add" , 0x7C000214, 0x7C000214 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "add." , 0x7C000214, 0x7C000211 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addc" , 0x7C000014, 0x7C000014 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addc." , 0x7C000014, 0x7C000011 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addco" , 0x7C000014, 0x7C000414 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addco." , 0x7C000014, 0x7C000415 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "adde" , 0x7C000114, 0x7C000114 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "adde." , 0x7C000114, 0x7C000111 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addeo" , 0x7C000114, 0x7C000514 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addeo." , 0x7C000114, 0x7C000515 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addme" , 0x7C0001D4, 0x7C0001D4 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addme." , 0x7C0001D4, 0x7C0001D1 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addmeo" , 0x7C0001D4, 0x7C0005D4 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addmeo." , 0x7C0001D4, 0x7C0005D5 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addo" , 0x7C000214, 0x7C000614 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addo." , 0x7C000214, 0x7C000615 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addze" , 0x7C000194, 0x7C000194 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addze." , 0x7C000194, 0x7C000191 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addzeo" , 0x7C000194, 0x7C000594 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addzeo." , 0x7C000194, 0x7C000595 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "and" , 0x7C000038, 0x7C000038 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "and." , 0x7C000038, 0x7C000039 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "andc" , 0x7C000078, 0x7C000078 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "andc." , 0x7C000078, 0x7C000079 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "brinc" , 0x1000020F, 0x1000020F | F_MASK_EVX , F_EVX, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "cmp" , 0x7C000000, 0x7C000000 | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "cmpl" , 0x7C000040, 0x7C000040 | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "cntlzd" , 0x7C000074, 0x7C000074 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "cntlzd." , 0x7C000074, 0x7C000075 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "cntlzw" , 0x7C000034, 0x7C000034 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "cntlzw." , 0x7C000034, 0x7C000035 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "dcba" , 0x7C0005EC, 0x7C0005EC | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbf" , 0x7C0000AC, 0x7C0000AC | F_MASK_DCBF, F_DCBF, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbfep" , 0x7C0000FE, 0x7C0000FE | F_MASK_DCBF, F_DCBF, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbi" , 0x7C0003AC, 0x7C0003AC | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcblc" , 0x7C00030C, 0x7C00030C | F_MASK_DCBL, F_DCBL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbst" , 0x7C00006C, 0x7C00006C | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbt" , 0x7C00022C, 0x7C00022C | F_MASK_X , F_X, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbtep" , 0x7C00027E, 0x7C00027E | F_MASK_X , F_X, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbtls" , 0x7C00014C, 0x7C00014C | F_MASK_DCBL, F_DCBL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbtst" , 0x7C0001EC, 0x7C0001EC | F_MASK_DCBL, F_DCBL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbtstep" , 0x7C0001FE, 0x7C0001FE | F_MASK_X , F_X, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbtstls" , 0x7C00010C, 0x7C00010C | F_MASK_DCBL, F_DCBL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbz" , 0x7C0007EC, 0x7C0007EC | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbzep" , 0x7C0007FE, 0x7C0007FE | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dci" , 0x7C00038C, 0x7C00038C | F_MASK_DCI , F_DCI, {TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "dcread" , 0x7C00028C, 0x7C00028C | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcread" , 0x7C0003CC, 0x7C0003CC | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divw" , 0x7C0003D6, 0x7C0003D6 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divw." , 0x7C0003D6, 0x7C0003D7 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divwo" , 0x7C0003D6, 0x7C0007D6 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divwo." , 0x7C0003D6, 0x7C0007D7 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divwu" , 0x7C000396, 0x7C000396 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divwu." , 0x7C000396, 0x7C000397 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divwuo" , 0x7C000396, 0x7C000796 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divwuo." , 0x7C000396, 0x7C000797 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "extsb" , 0x7C000774, 0x7C000774 | F_MASK_EXT , F_EXT, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "extsb." , 0x7C000774, 0x7C000775 | F_MASK_EXT , F_EXT, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "extsw" , 0x7C000734, 0x7C000734 | F_MASK_EXT , F_EXT, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "extsw." , 0x7C000734, 0x7C000735 | F_MASK_EXT , F_EXT, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "icbi" , 0x7C0007AC, 0x7C0007AC | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "icbiep" , 0x7C0007BE, 0x7C0007BE | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "icblc" , 0x7C0001CC, 0x7C0001CC | F_MASK_DCBL, F_DCBL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "icbt" , 0x7C00002C, 0x7C00002C | F_MASK_DCBL, F_DCBL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "icbtls" , 0x7C0003CC, 0x7C0003CC | F_MASK_DCBL, F_DCBL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "ici" , 0x7C00078C, 0x7C00078C | F_MASK_DCI , F_DCI, {TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "icread" , 0x7C0007CC, 0x7C0007CC | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
//apply only X instead of A for lt, gt, eq
{ "isel" , 0x7C00001E, 0x7C00001E | F_MASK_A , F_A, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "iseleq" , 0x7C00001E, 0x7C00009E | F_MASK_X , F_A, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "iselgt" , 0x7C00001E, 0x7C00005E | F_MASK_X , F_A, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "isellt" , 0x7C00001E, 0x7C00001E | F_MASK_X , F_A, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lbepx" , 0x7C0000BE, 0x7C0000BE | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lbzux" , 0x7C0000EE, 0x7C0000EE | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lbzux" , 0x7C0000EE, 0x7C0000EE | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lbzx" , 0x7C0000AE, 0x7C0000AE | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lhaux" , 0x7C0002EE, 0x7C0002EE | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lhax" , 0x7C0002AE, 0x7C0002AE | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lhbrx" , 0x7C00062C, 0x7C00062C | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lhepx" , 0x7C00023E, 0x7C00023E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lhzux" , 0x7C00026E, 0x7C00026E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lhzx" , 0x7C00022E, 0x7C00022E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lswi" , 0x7C0004AA, 0x7C0004AA | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "lswx" , 0x7C00042A, 0x7C00042A | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "lwarx" , 0x7C000028, 0x7C000028 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lwarx." , 0x7C000029, 0x7C000029 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lwbrx" , 0x7C00042C, 0x7C00042C | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lwepx" , 0x7C00003E, 0x7C00003E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lwzux" , 0x7C00006E, 0x7C00006E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lwzx" , 0x7C00002E, 0x7C00002E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "mbar" , 0x7C0006AC, 0x7C0006AC | F_MASK_XFX , F_XFX, {TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfctr" , 0x7C0902A6, 0x7C1902A6 | F_MASK_MTPR, F_MTPR, {TYPE_NONE, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mtctr" , 0x7C0903A6, 0x7C1903A6 | F_MASK_MTPR, F_MTPR, {TYPE_NONE, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mcrxr" , 0x7C000400, 0x7C000400 | F_MASK_XER , F_XER, {TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfcr" , 0x7C000026, 0x7C000026 | E_MASK_XL , F_XFX, {TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfdcr" , 0x7C000286, 0x7C000286 | F_MASK_MFPR, F_MFPR, {TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfdcrux" , 0x7C000246, 0x7C000246 | F_MASK_EXT , F_EXT, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfdcrx" , 0x7C000206, 0x7C000206 | F_MASK_EXT , F_EXT, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfmsr" , 0x7C0000A6, 0x7C0000A6 | F_MASK_XFX , F_XFX, {TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfpmr" , 0x7C00029C, 0x7C00029C | F_MASK_XFX , F_XFX, {TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfspr" , 0x7C0002A6, 0x7C0002A6 | F_MASK_MFPR, F_MFPR, {TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "msync" , 0x7C0004AC, 0x7C0004AC | F_MASK_XFX , F_XFX, {TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mtcrf" , 0x7C000120, 0x7C000120 | E_MASK_XL , E_XL , {TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mtmsr" , 0x7C000124, 0x7C000124 | F_MASK_XFX , F_XFX, {TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mtspr" , 0x7C0003A6, 0x7C0003A6 | F_MASK_MTPR, F_MTPR, {TYPE_IMM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mulhw" , 0x7C000096, 0x7C000096 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "mulhw." , 0x7C000096, 0x7C000097 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "mulhwu" , 0x7C000016, 0x7C000016 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "mulhwu." , 0x7C000016, 0x7C000017 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "mullw" , 0x7C0001D6, 0x7C0001D6 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "mullw." , 0x7C0001D6, 0x7C0001D7 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "nand" , 0x7C0003B8, 0x7C0003B8 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "nand." , 0x7C0003B9, 0x7C0003B9 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "neg" , 0x7C0000D0, 0x7C0000D0 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "neg." , 0x7C0000D0, 0x7C0000D1 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "nego" , 0x7C0004D0, 0x7C0004D0 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "nego." , 0x7C0004D0, 0x7C0004D1 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "nor" , 0x7C0000F8, 0x7C0000F8 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "nor." , 0x7C0000F8, 0x7C0000F9 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "or" , 0x7C000378, 0x7C000378 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "or." , 0x7C000378, 0x7C000379 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "orc" , 0x7C000338, 0x7C000338 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "orc." , 0x7C000338, 0x7C000339 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "slw" , 0x7C000030, 0x7C000030 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "slw." , 0x7C000030, 0x7C000031 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "sraw" , 0x7C000630, 0x7C000630 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "sraw." , 0x7C000630, 0x7C000631 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "srawi" , 0x7C000670, 0x7C000670 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "srawi." , 0x7C000670, 0x7C000671 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "srw" , 0x7C000430, 0x7C000430 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "srw." , 0x7C000430, 0x7C000431 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "stbux" , 0x7C0001EE, 0x7C0001EE | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "stbx" , 0x7C0001AE, 0x7C0001AE | E_MASK_XL , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "sthux" , 0x7C00036E, 0x7C00036E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "sthx" , 0x7C00032E, 0x7C00032E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "stwux" , 0x7C00016E, 0x7C00016E | E_MASK_XL , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "stwx" , 0x7C00012E, 0x7C00012E | E_MASK_XL , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subf" , 0x7C000050, 0x7C000050 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subf." , 0x7C000050, 0x7C000051 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfc" , 0x7C000010, 0x7C000010 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfc." , 0x7C000010, 0x7C000011 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfco" , 0x7C000410, 0x7C000410 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfco." , 0x7C000410, 0x7C000411 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfe" , 0x7C000110, 0x7C000110 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfe." , 0x7C000110, 0x7C000111 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfeo" , 0x7C000510, 0x7C000510 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfeo." , 0x7C000510, 0x7C000511 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfo" , 0x7C000050, 0x7C000450 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfo." , 0x7C000050, 0x7C000451 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfze" , 0x7C000190, 0x7C000190 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfze." , 0x7C000190, 0x7C000191 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfzeo" , 0x7C000590, 0x7C000590 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfzeo." , 0x7C000590, 0x7C000591 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "tlbre" , 0x7C000764, 0x7C000764 | F_MASK_XFX , F_NONE, {TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "tlbwe" , 0x7C0007A4, 0x7C0007A4 | F_MASK_XFX , F_NONE, {TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "wrtee" , 0x7C000106, 0x7C000106 | E_MASK_XL , F_X, {TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "wrteei" , 0x7C000146, 0x7C000146 | E_MASK_XL , F_X_EI, {TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "xor" , 0x7C000278, 0x7C000278 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "xor." , 0x7C000279, 0x7C000279 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
// Floating point
{ "efsabs" , 0x100002C4, 0x100002C4 | F_MASK_EXT , F_EXT, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsadd" , 0x100002C0, 0x100002C0 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efscfh" , 0x100402D1, 0x100402D1 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efscfsf" , 0x100002D3, 0x100002D3 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efscfsi" , 0x100002D1, 0x100002D1 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efscfuf" , 0x100002D2, 0x100002D2 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efscfui" , 0x100002D0, 0x100002D0 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efscmpgt" , 0x100002CC, 0x100002CC | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efscmpeq" , 0x100002CE, 0x100002CE | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efscmplt" , 0x100002CD, 0x100002CD | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efscth" , 0x100402D5, 0x100402D5 | F_MASK_CFH , F_CFH, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsctsf" , 0x100002D7, 0x100002D7 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsctsi" , 0x100002D5, 0x100002D5 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsctsiz" , 0x100002DA, 0x100002DA | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsctuf" , 0x100002D6, 0x100002D6 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsctui" , 0x100002D4, 0x100002D4 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsctuiz" , 0x100002D8, 0x100002D8 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsdiv" , 0x100002C9, 0x100002C9 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsmadd" , 0x100002C2, 0x100002C2 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsmax" , 0x100002B0, 0x100002B0 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsmin" , 0x100002B1, 0x100002B1 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsmsub" , 0x100002C3, 0x100002C3 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsmul" , 0x100002C8, 0x100002C8 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsnabs" , 0x100002C5, 0x100002C5 | F_MASK_EXT , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsneg" , 0x100002C6, 0x100002C6 | F_MASK_EXT , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsnmadd" , 0x100002CA, 0x100002CA | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsnmsub" , 0x100002CB, 0x100002CB | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efssqrt" , 0x100002C7, 0x100002C7 | F_MASK_EXT , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efssub" , 0x100002C1, 0x100002C1 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efststeq" , 0x100002DE, 0x100002DE | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efststgt" , 0x100002DC, 0x100002DC | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efststlt" , 0x100002DD, 0x100002DD | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
};
const e_vle_t e_ops[] = {
// { "name" , op , mask , type , {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_REG, TYPE_REG}}
{ "e_add16i" , 0x1C000000, 0x1F000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_add2i." , 0x70008800, 0x70008800 | E_MASK_I16A, E_I16A , {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_add2is" , 0x70009000, 0x70009000 | E_MASK_I16A, E_I16A , {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_addi" , 0x18008000, 0x18008000 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_addi." , 0x18008800, 0x18008800 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_addic" , 0x18009000, 0x18009000 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_addic." , 0x18009800, 0x18009800 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_and2i." , 0x7000C800, 0x7000C800 | E_MASK_I16L, E_I16L , {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_and2is." , 0x7000E800, 0x7000E800 | E_MASK_I16L, E_I16LS , {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_andi" , 0x1800C000, 0x1800C000 | E_MASK_SCI8, E_SCI8I , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_andi." , 0x1800C800, 0x1800C800 | E_MASK_SCI8, E_SCI8I , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
// has cr0-cr3
{ "e_bge" , 0x7A000000, 0x7A000000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_ble" , 0x7A000000, 0x7A010000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bne" , 0x7A000000, 0x7A020000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bns" , 0x7A000000, 0x7A030000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_blt" , 0x7A000000, 0x7A100000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bgt" , 0x7A000000, 0x7A110000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_beq" , 0x7A000000, 0x7A120000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bso" , 0x7A000000, 0x7A130000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bc" , 0x7A000000, 0x7A140000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bgel" , 0x7A000001, 0x7A000001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_blel" , 0x7A000001, 0x7A010001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bnel" , 0x7A000001, 0x7A020001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bnsl" , 0x7A000001, 0x7A030001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bltl" , 0x7A000001, 0x7A110001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bgtl" , 0x7A000001, 0x7A120001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_beql" , 0x7A000001, 0x7A130001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bsol" , 0x7A000001, 0x7A140001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bcl" , 0x7A000001, 0x7A140001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
// has cr0-cr3
{ "e_bdnz" , 0x7A200000, 0x7A200000 | E_MASK_BD15, E_BD15c , {TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bdnzl" , 0x7A200001, 0x7A200001 | E_MASK_BD15, E_BD15c , {TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bdz" , 0x7A300000, 0x7A300000 | E_MASK_BD15, E_BD15c , {TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bdzl" , 0x7A300001, 0x7A300001 | E_MASK_BD15, E_BD15c , {TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bl" , 0x78000001, 0x78000001 | E_MASK_BD24, E_BD24 , {TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_b" , 0x78000000, 0x78000000 | E_MASK_BD24, E_BD24 , {TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bc" , 0x7A000000, 0x7A200000 | E_MASK_BD15, E_BD15b , {TYPE_IMM, TYPE_IMM, TYPE_JMP, TYPE_NONE, TYPE_NONE}},
{ "e_bcl" , 0x7A000001, 0x7A200001 | E_MASK_BD15, E_BD15b , {TYPE_IMM, TYPE_IMM, TYPE_JMP, TYPE_NONE, TYPE_NONE}},
{ "e_cmp16i" , 0x70009800, 0x70009800 | E_MASK_IA16, E_IA16 , {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_cmph" , 0x7C00001C, 0x7C00001D | E_MASK_X , E_XCR , {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_cmph16i" , 0x7000B000, 0x7000B000 | E_MASK_IA16, E_IA16 , {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_cmphl" , 0x7C00005C, 0x7C00005D | E_MASK_X , E_XCR , {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_cmphl16i" , 0x7000B800, 0x7000B800 | E_MASK_IA16, E_IA16U , {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_cmpl16i" , 0x7000A800, 0x7000A800 | E_MASK_IA16, E_IA16U , {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_cmpli" , 0x1880A800, 0x1880A800 | E_MASK_SCI8, E_SCI8CR, {TYPE_CR, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_cmpi" , 0x1800A800, 0x1800A800 | E_MASK_SCI8, E_SCI8CR, {TYPE_CR, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_crand" , 0x7C000202, 0x7C000202 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_crandc" , 0x7C000102, 0x7C000102 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_creqv" , 0x7C000242, 0x7C000242 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_crnand" , 0x7C0001C2, 0x7C0001C2 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_crnor" , 0x7C000042, 0x7C000042 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_cror" , 0x7C000382, 0x7C000382 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_crorc" , 0x7C000342, 0x7C000342 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_crxor" , 0x7C000182, 0x7C000182 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_lbz" , 0x30000000, 0x30000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_lbzu" , 0x18000000, 0x18000000 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_lha" , 0x38000000, 0x38000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_lhau" , 0x18000300, 0x18000300 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_lhz" , 0x58000000, 0x58000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_lhzu" , 0x18000100, 0x18000100 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_li" , 0x70000000, 0x70000000 | E_MASK_LI20, E_LI20 , {TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_lis" , 0x7000E000, 0x7000E000 | E_MASK_I16L, E_I16LS , {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_lmw" , 0x18000800, 0x18000800 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_lwz" , 0x50000000, 0x53000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_lwzu" , 0x18000200, 0x18000200 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_mcrf" , 0x7C000020, 0x7C000020 | E_MASK_XL , E_XLSP , {TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_mull2i" , 0x7000A000, 0x7000A000 | E_MASK_I16A, E_I16A , {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_mulli" , 0x1800A000, 0x1800A000 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_or2i" , 0x7000C000, 0x7000C000 | E_MASK_I16L, E_I16L , {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_or2is" , 0x7000D000, 0x7000D000 | E_MASK_I16L, E_I16LS , {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_ori" , 0x1800D000, 0x1800D000 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_ori." , 0x1800D800, 0x1800D800 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_rlw" , 0x7C000230, 0x7C000230 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_rlw." , 0x7C000231, 0x7C000231 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_rlwi" , 0x7C000270, 0x7C000270 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_rlwi." , 0x7C000271, 0x7C000271 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_rlwimi" , 0x74000000, 0x74000000 | E_MASK_M , E_M , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_rlwinm" , 0x74000001, 0x74000001 | E_MASK_M , E_M , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_slwi" , 0x7C000070, 0x7C000070 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_slwi." , 0x7C000071, 0x7C000071 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_srwi" , 0x7C000470, 0x7C000470 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_srwi." , 0x7C000471, 0x7C000471 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_stb" , 0x34000000, 0x34000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_MEM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_stbu" , 0x18000400, 0x18000400 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_sth" , 0x5C000000, 0x5C000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_sthu" , 0x18000500, 0x18000500 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_stmw" , 0x18000900, 0x18000900 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_stw" , 0x54000000, 0x56000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_stwu" , 0x18000600, 0x18000600 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_subfic" , 0x1800B000, 0x1800B000 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_subfic." , 0x1800B800, 0x1800B800 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_xori" , 0x1800E000, 0x1800E000 | E_MASK_SCI8, E_SCI8I , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_xori." , 0x1800E800, 0x1800E800 | E_MASK_SCI8, E_SCI8I , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
// VLE Instructions for Improving Interrupt Handler Efficiency (e200z760RM.pdf)
{ "e_ldmvcsrrw" , 0x18A01000, 0x18A01000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_ldmvdsrrw" , 0x18C01000, 0x18C01000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_ldmvgprw" , 0x18001000, 0x18001000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_ldmvsprw" , 0x18201000, 0x18201000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_ldmvsrrw" , 0x18801000, 0x18801000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_lmvcsrrw" , 0x18A01000, 0x18A01000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_lmvdsrrw" , 0x18C01000, 0x18C01000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_lmvgprw" , 0x18001000, 0x18001000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_lmvmcsrrw" , 0x18E01000, 0x18E01000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_lmvsprw" , 0x18201000, 0x18201000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_lmvsrrw" , 0x18801000, 0x18801000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_stmvcsrrw" , 0x18A01100, 0x18A01100 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_stmvdsrrw" , 0x18C01100, 0x18C01100 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_stmvgprw" , 0x18001100, 0x18001100 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_stmvmcsrrw", 0x18E01100, 0x18E01000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_stmvsprw" , 0x18201100, 0x18201100 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_stmvsrrw" , 0x18801100, 0x18801100 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
};
const se_vle_t se_ops[] = {
// { "name" , op , mask , n, op_type , {{field ,shl,shr, +, i, TYPE_REG}, ...}
{ "se_illegal", 0x0000, 0x0000, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_isync" , 0x0001, 0x0001, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_sc" , 0x0002, 0x0002, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_blr" , 0x0004, 0x0004, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_blrl" , 0x0005, 0x0005, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_bctr" , 0x0006, 0x0006, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_bctrl" , 0x0007, 0x0007, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_rfi" , 0x0008, 0x0008, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_rfci" , 0x0009, 0x0009, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_rfdi" , 0x000A, 0x000A, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_not" , 0x0020, 0x002F, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_neg" , 0x0030, 0x003F, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_mflr" , 0x0080, 0x008F, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_mtlr" , 0x0090, 0x009F, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_mfctr" , 0x00A0, 0x00AF, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_mtctr" , 0x00B0, 0x00BF, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_extzb" , 0x00C0, 0x00CF, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_extsb" , 0x00D0, 0x00DF, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_extzh" , 0x00E0, 0x00EF, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_extsh" , 0x00F0, 0x00FF, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_mr" , 0x0100, 0x01FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_mtar" , 0x0200, 0x02FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 8, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_mfar" , 0x0300, 0x03FF, 2, {{0x00F0, 4, 0, 8, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_add" , 0x0400, 0x04FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_mullw" , 0x0500, 0x05FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_sub" , 0x0600, 0x06FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_subf" , 0x0700, 0x07FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_cmp" , 0x0C00, 0x0CFF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_cmpl" , 0x0D00, 0x0DFF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_cmph" , 0x0E00, 0x0EFF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_cmphl" , 0x0F00, 0x0FFF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_addi" , 0x2000, 0x21FF, 2, {{0x01F0, 4, 0, 1, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_and" , 0x4600, 0x46FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_and." , 0x4700, 0x47FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_andi" , 0x2E00, 0x2FFF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_andc" , 0x4500, 0x45FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_b" , 0xE800, 0xE8FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_bl" , 0xE900, 0xE9FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
// cr0
{ "se_bge" , 0xE000, 0xE0FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_ble" , 0xE000, 0xE1FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_bne" , 0xE000, 0xE2FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_bns" , 0xE000, 0xE3FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_blt" , 0xE000, 0xE4FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_bgt" , 0xE000, 0xE5FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_beq" , 0xE000, 0xE6FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_bso" , 0xE000, 0xE7FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_bc" , 0xE000, 0xE7FF, 2, {{0x0700, 8, 0, 32, 0, TYPE_JMP}, {0x00FF, 0, 1, 0, 1, TYPE_IMM}, {0}, {0}, {0}}},
{ "se_bclri" , 0x6000, 0x61FF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_bgeni" , 0x6200, 0x63FF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_bmaski" , 0x2C00, 0x2DFF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_bseti" , 0x6400, 0x65FF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_btsti" , 0x6600, 0x67FF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_cmpi" , 0x2A00, 0x2BFF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_cmpli" , 0x2200, 0x23FF, 2, {{0x01F0, 4, 0, 1, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_lbz" , 0x8000, 0x8FFF, 3, {{0x0F00, 8, 0, 0, 2, TYPE_MEM}, {0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 1, TYPE_MEM}, {0}, {0}}},
{ "se_lbh" , 0xA000, 0xAFFF, 3, {{0x0F00, 7, 0, 0, 2, TYPE_MEM}, {0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 1, TYPE_MEM}, {0}, {0}}},
{ "se_li" , 0x4800, 0x4FFF, 2, {{0x07F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_lwz" , 0xC000, 0xCFFF, 3, {{0x0F00, 6, 0, 0, 2, TYPE_MEM}, {0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 1, TYPE_MEM}, {0}, {0}}},
{ "se_or" , 0x4400, 0x44FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_slw" , 0x4200, 0x42FF, 2, {{0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 2, TYPE_REG}, {0}, {0}, {0}}},
{ "se_slwi" , 0x6C00, 0x6DFF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_sraw" , 0x4100, 0x41FF, 2, {{0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 2, TYPE_REG}, {0}, {0}, {0}}},
{ "se_srawi" , 0x6A00, 0x6BFF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_srw" , 0x4000, 0x40FF, 2, {{0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 2, TYPE_REG}, {0}, {0}, {0}}},
{ "se_srwi" , 0x6800, 0x69FF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_stb" , 0x9000, 0x9FFF, 3, {{0x0F00, 8, 0, 0, 2, TYPE_MEM}, {0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 1, TYPE_MEM}, {0}, {0}}},
{ "se_sth" , 0xB000, 0xBFFF, 3, {{0x0F00, 7, 0, 0, 2, TYPE_MEM}, {0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 1, TYPE_MEM}, {0}, {0}}},
{ "se_stw" , 0xD000, 0xDFFF, 3, {{0x0F00, 6, 0, 0, 2, TYPE_MEM}, {0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 1, TYPE_MEM}, {0}, {0}}},
{ "se_subi" , 0x2400, 0x25FF, 2, {{0x01F0, 4, 0, 1, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_subi." , 0x2600, 0x27FF, 2, {{0x01F0, 4, 0, 1, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
};
static void set_e_fields(vle_t * v, const e_vle_t* p, ut32 data, ut32 addr) {
if (!v) {
return;
}
switch (p->type) {
case E_X:
{
v->n = 3;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case E_XRA:
{
v->n = 3;
v->fields[0].value = (data & 0x1F0000) >> 16;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x3E00000) >> 21;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case E_XL:
{
v->n = 3;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case E_D:
{
v->n = 3;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = data & 0xFFFF;
if (v->fields[2].value & 0x8000) {
v->fields[2].value = 0xFFFF0000 | v->fields[2].value;
}
v->fields[2].type = p->types[2];
}
break;
case E_D8:
{
v->n = 3;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = data & 0xFF;
if (v->fields[2].value & 0x80) {
v->fields[2].value = 0xFFFFFF00 | v->fields[2].value;
}
v->fields[2].type = p->types[2];
}
break;
case E_D8_N:
{
v->n = 2;
v->fields[0].value = (data & 0x1F0000) >> 16;
v->fields[0].type = p->types[0];
v->fields[1].value = data & 0xFF;
if (v->fields[1].value & 0x80) {
v->fields[1].value = 0xFFFFFF00 | v->fields[1].value;
}
v->fields[1].type = p->types[1];
}
break;
case E_IA16U:
{
v->n = 2;
v->fields[1].value = (data & 0x3E00000) >> 10;
v->fields[1].type = p->types[0];
v->fields[0].value = (data & 0x1F0000) >> 16;
v->fields[0].type = p->types[1];
v->fields[1].value |= (data & 0x7FF);
}
break;
case E_IA16:
case E_I16A:
{
v->n = 2;
v->fields[1].value = (data & 0x3E00000) >> 10;
v->fields[1].type = p->types[0];
v->fields[0].value = (data & 0x1F0000) >> 16;
v->fields[0].type = p->types[1];
v->fields[1].value |= (data & 0x7FF);
if (v->fields[1].value & 0x8000) {
v->fields[1].value = 0xFFFF0000 | v->fields[1].value;
}
}
break;
case E_SCI8:
case E_SCI8CR:
{
v->n = 3;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
if (p->type == E_SCI8CR) {
v->fields[0].value &= 0x3;
}
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
ut32 ui8 = data & 0xFF;
ut32 scl = (data & 0x300) >> 8;
ut32 f = data & 0x400;
switch (scl) {
case 0:
v->fields[2].value = ui8 | (f ? 0xffffff00 : 0);
break;
case 1:
v->fields[2].value = (ui8 << 8) | (f ? 0xffff00ff : 0);
break;
case 2:
v->fields[2].value = (ui8 << 16) | (f ? 0xff00ffff : 0);
break;
default:
v->fields[2].value = (ui8 << 24) | (f ? 0x00ffffff : 0);
break;
}
v->fields[2].type = p->types[2];
}
break;
case E_SCI8I:
{
v->n = 3;
v->fields[1].value = (data & 0x3E00000) >> 21;
v->fields[1].type = p->types[0];
v->fields[0].value = (data & 0x1F0000) >> 16;
v->fields[0].type = p->types[1];
ut32 ui8 = data & 0xFF;
ut32 scl = (data & 0x300) >> 8;
ut32 f = data & 0x400;
switch (scl) {
case 0:
v->fields[2].value = ui8 | (f ? 0xffffff00 : 0);
break;
case 1:
v->fields[2].value = (ui8 << 8) | (f ? 0xffff00ff : 0);
break;
case 2:
v->fields[2].value = (ui8 << 16) | (f ? 0xff00ffff : 0);
break;
default:
v->fields[2].value = (ui8 << 24) | (f ? 0x00ffffff : 0);
break;
}
v->fields[2].type = p->types[2];
}
break;
case E_I16L:
{
v->n = 2;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 5;
v->fields[1].value |= (data & 0x7FF);
v->fields[1].type = p->types[1];
}
break;
case E_I16LS:
{
v->n = 2;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 5;
v->fields[1].value |= (data & 0x7FF);
v->fields[1].type = p->types[1];
}
break;
case E_BD24:
{
v->n = 1;
v->fields[0].value = data & 0x3FFFFFE;
if (v->fields[0].value & 0x1000000) {
v->fields[0].value |= 0xFE000000;
}
v->fields[0].type = p->types[0];
}
break;
case E_BD15:
{
v->n = 2;
v->fields[0].value = (data & 0xC0000) >> 18;
v->fields[0].type = p->types[0];
v->fields[1].value = data & 0xFFFE;
if (v->fields[1].value & 0x8000) {
v->fields[1].value |= 0xFFFF0000;
}
v->fields[1].type = p->types[1];
}
break;
case E_BD15b:
{
v->n = 3;
v->fields[0].value = (data & 0x300000) >> 20;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0xF0000) >> 16;
v->fields[1].type = p->types[0];
v->fields[2].value = data & 0xFFFE;
if (v->fields[2].value & 0x8000) {
v->fields[2].value |= 0xFFFF0000;
}
v->fields[2].type = p->types[2];
}
break;
case E_BD15c:
{
v->n = 1;
v->fields[0].value = data & 0xFFFE;
if (v->fields[0].value & 0x8000) {
v->fields[0].value |= 0xFFFF0000;
}
v->fields[0].type = p->types[0];
}
break;
case E_LI20:
{
v->n = 2;
v->fields[0].value = (data & 0x03E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = ((data & 0x001F0000) >> 5);
v->fields[1].value |= ((data & 0x7800) << 5);
v->fields[1].value |= (data & 0x7FF);
v->fields[1].type = p->types[1];
if (v->fields[1].value & 0x80000) {
v->fields[1].value = 0xFFF00000 | v->fields[1].value;
}
}
break;
case E_M:
{
v->n = 5;
v->fields[1].value = (data & 0x3E00000) >> 21;
v->fields[1].type = p->types[1];
v->fields[0].value = (data & 0x1F0000) >> 16;
v->fields[0].type = p->types[0];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
v->fields[3].value = (data & 0x7C0) >> 6;
v->fields[3].type = p->types[3];
v->fields[4].value = (data & 0x3E) >> 1;
v->fields[4].type = p->types[4];
}
break;
case E_XCR:
{
v->n = 3;
v->fields[0].value = (data & 0x3000000) >> 24;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case E_XLSP:
{
v->n = 3;
v->fields[0].value = (data & 0x3800000) >> 23;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1C0000) >> 18;
v->fields[1].type = p->types[1];
}
break;
case E_NONE:
default:
v->n = 0;
break;
}
ut16 i;
for (i = 0; i < v->n; ++i) {
if (v->fields[i].type == TYPE_JMP) {
v->fields[i].value += addr;
}
}
}
static void set_ppc_fields(vle_t * v, const ppc_t* p, ut32 data, ut32 addr) {
if (!v) {
return;
}
switch (p->type) {
case F_X:
case F_XO:
case F_EVX:
{
v->n = 0;
if (p->types[0] != TYPE_NONE) {
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->n++;
}
if (p->types[1] != TYPE_NONE) {
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->n++;
}
if (p->types[2] != TYPE_NONE) {
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
v->n++;
}
}
break;
case F_X_EI:
{
v->n = 1;
v->fields[0].value = (data & 0x8000) >> 15;
v->fields[0].type = p->types[0];
}
break;
case F_XRA:
{
v->n = 3;
v->fields[1].value = (data & 0x3E00000) >> 21;
v->fields[1].type = p->types[0];
v->fields[0].value = (data & 0x1F0000) >> 16;
v->fields[0].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case F_CMP:
{
v->n = 3;
v->fields[0].value = (data & 0x3800000) >> 23;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case F_DCBF:
{
v->n = 3;
v->fields[0].value = (data & 0x0E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case F_DCBL:
{
v->n = 3;
v->fields[0].value = (data & 0x1E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case F_DCI:
{
v->n = 1;
v->fields[0].value = (data & 0xE00000) >> 21;
v->fields[0].type = p->types[0];
}
break;
case F_EXT:
{
v->n = 2;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
}
break;
case F_A:
{
v->n = 4;
v->fields[0].value = (data & 0x1E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
v->fields[3].value = (data & 0x7C0) >> 6;
v->fields[3].type = p->types[3];
}
break;
case F_XFX:
{
v->n = 1;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
}
break;
case F_CFH:
{
v->n = 2;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0xF800) >> 11;
v->fields[1].type = p->types[1];
}
break;
case F_XER:
{
v->n = 1;
v->fields[0].value = (data & 0x3800000) >> 23;
v->fields[0].type = p->types[0];
}
break;
case F_MFPR:
{
v->n = 2;
v->fields[0].value = (data & 0x1E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1FF800) >> 11;
v->fields[1].type = p->types[1];
break;
}
case F_MTPR:
{
v->n = 2;
//inverted
v->fields[1].value = (data & 0x1E00000) >> 21;
v->fields[1].type = p->types[1];
v->fields[0].value = (data & 0x1FF800) >> 11;
v->fields[0].type = p->types[0];
}
break;
case E_NONE:
default:
v->n = 0;
break;
}
ut16 i;
for (i = 0; i < v->n; ++i) {
if (v->fields[i].type == TYPE_JMP) {
v->fields[i].value += addr;
}
}
}
static vle_t *find_ppc(const ut8* buffer, ut32 addr) {
ut32 i;
ut32 data = (buffer[0] << 24) | (buffer[1] << 16) | (buffer[2] << 8) | buffer[3];
const ppc_t* p = NULL;
const ut32 size = sizeof (ppc_ops) / sizeof (ppc_t);
for (i = 0; i < size; ++i) {
p = &ppc_ops[i];
if ((p->op & data) == p->op && (p->mask & data) == data) {
vle_t* ret = (vle_t*) calloc(1, sizeof(vle_t));
ret->name = p->name;
ret->size = 4;
ret->n = 0;
set_ppc_fields (ret, p, data, addr);
return ret;
}
}
return NULL;
}
static vle_t *find_e(const ut8* buffer, ut32 addr) {
ut32 i;
ut32 data = (buffer[0] << 24) | (buffer[1] << 16) | (buffer[2] << 8) | buffer[3];
const e_vle_t* p = NULL;
const ut32 size = sizeof (e_ops) / sizeof (e_vle_t);
for (i = 0; i < size; ++i) {
p = &e_ops[i];
if ((p->op & data) == p->op && (p->mask & data) == data) {
vle_t* ret = (vle_t*) calloc(1, sizeof(vle_t));
ret->name = p->name;
ret->size = 4;
ret->n = 0;
set_e_fields (ret, p, data, addr);
return ret;
}
}
return NULL;
}
static vle_t *find_se(const ut8* buffer, ut32 addr) {
ut32 i, j, k;
ut16 data = (buffer[0] << 8) | buffer[1];
const se_vle_t* p = NULL;
const ut32 size = sizeof (se_ops) / sizeof (se_vle_t);
for (i = 0; i < size; ++i) {
p = &se_ops[i];
if ((p->op & data) == p->op && (p->mask & data) == data) {
vle_t* ret = (vle_t*) calloc(1, sizeof(vle_t));
ret->name = p->name;
ret->size = 2;
for (j = 0; j < p->n; ++j) {
for (k = 0; k < p->n; ++k) {
if (p->fields[k].idx == j) {
ret->fields[j].value = data & p->fields[k].mask;
ret->fields[j].value >>= p->fields[k].shr;
ret->fields[j].value <<= p->fields[k].shl;
ret->fields[j].value += p->fields[k].add;
ret->fields[j].value &= 0xFFFF;
if (p->fields[k].type == TYPE_REG && ret->fields[j].value & 0x8) {
ret->fields[j].value = (ret->fields[j].value & 0x7) + 24;
} else if (p->fields[k].type == TYPE_JMP) {
if (ret->fields[j].value & 0x0100) {
ret->fields[j].value = 0xFFFFFE00 | ret->fields[j].value;
}
ret->fields[j].value += addr;
}
ret->fields[j].type = p->fields[k].type;
break;
}
}
}
ret->n = p->n;
return ret;
}
}
return NULL;
}
int vle_init(vle_handle* handle, const ut8* buffer, const ut32 size, ut32 start_address) {
if (!handle || !buffer || size < 2) {
return 1;
}
handle->pos = buffer;
handle->end = buffer + size;
handle->addr = start_address;
handle->inc = 0;
return 0;
}
vle_t* vle_next(vle_handle* handle) {
vle_t *op = NULL;
if (!handle || handle->pos + handle->inc >= handle->end) {
return NULL;
}
handle->pos += handle->inc;
// ppc subset, e(32 bits) and then se(16 bits)
if (handle->pos + 4 <= handle->end) {
op = find_ppc (handle->pos, handle->addr);
}
if (!op && handle->pos + 4 <= handle->end) {
op = find_e (handle->pos, handle->addr);
}
if (!op && handle->pos + 2 <= handle->end) {
op = find_se (handle->pos, handle->addr);
}
handle->inc = op ? op->size : 0;
handle->addr += op ? op->size : 0;
return op;
}
vle_t* vle_decode_one(const ut8* buffer, const ut32 size, ut32 current_address) {
vle_t *op = NULL;
if (size < 2) {
return NULL;
}
if (size > 3) {
op = find_ppc (buffer, current_address);
}
if (!op && size > 3) {
op = find_e (buffer, current_address);
}
if (!op && size > 1) {
op = find_se (buffer, current_address);
}
return op;
}
void vle_free(vle_t* instr) {
free (instr);
}
void vle_snprint(char* str, int size, vle_t* instr) {
ut32 i;
int bufsize = size, add = 0;
add = snprintf (str, bufsize, "%s", instr->name);
for (i = 0; add > 0 && i < instr->n && add < bufsize; ++i) {
if (instr->fields[i].type == TYPE_REG) {
add += snprintf (str + add, bufsize - add, " r%u", instr->fields[i].value);
} else if (instr->fields[i].type == TYPE_IMM) {
add += snprintf (str + add, bufsize - add, " 0x%x", instr->fields[i].value);
} else if (instr->fields[i].type == TYPE_MEM) {
add += snprintf (str + add, bufsize - add, " 0x%x(r%d)", instr->fields[i + 1].value, instr->fields[i].value);
i++;
} else if (instr->fields[i].type == TYPE_JMP) {
add += snprintf (str + add, bufsize - add, " 0x%x", instr->fields[i].value);
} else if (instr->fields[i].type == TYPE_CR) {
add += snprintf (str + add, bufsize - add, " cr%u", instr->fields[i].value);
}
}
}
/* LGPL - Copyright 2017-2018 - wargio */
#ifndef LIB_PPCVLE
#define LIB_PPCVLE
#include <stdint.h>
#ifdef __cplusplus
extern "C" {
#endif
typedef uint8_t ut8;
typedef uint16_t ut16;
typedef uint32_t ut32;
typedef uint64_t ut64;
#define TYPE_NONE 0
#define TYPE_REG 1
#define TYPE_IMM 2
#define TYPE_MEM 3
#define TYPE_JMP 4
#define TYPE_CR 5
typedef struct {
const ut8* end;
const ut8* pos;
ut16 inc;
ut32 addr;
} vle_handle;
typedef struct {
ut32 value;
ut16 type;
} vle_field_t;
typedef struct {
const char* name;
vle_field_t fields[10];
ut16 n;
ut16 size;
} vle_t;
int vle_init(vle_handle* handle, const ut8* buffer, const ut32 size, ut32 start_address);
vle_t* vle_next(vle_handle* handle);
vle_t* vle_decode_one(const ut8* buffer, const ut32 size, ut32 current_address);
void vle_free(vle_t* instr);
void vle_snprint(char* str, int size, vle_t* instr);
#ifdef __cplusplus
}
#endif
#endif
Raw
vle.c
/* LGPL - Copyright 2017-2018 - wargio */
#include "vle.h"
#include "vle_internal.h"
#include <stdlib.h>
#include <stdio.h>
#define PFMT64x "llx"
#define E_NONE 0
#define E_BD15 1
#define E_BD15b 2
#define E_BD15c 3
#define E_BD24 4
#define E_D 5
#define E_D8 6
#define E_D8_N 7
#define E_I16A 8
#define E_I16L 9
#define E_I16LS 10
#define E_IA16 11
#define E_IA16U 12
#define E_LI20 13
#define E_M 14
#define E_SCI8 15
#define E_SCI8CR 16
#define E_SCI8I 17
#define E_X 18
#define E_XCR 19
#define E_XL 20
#define E_XLSP 21
#define E_XRA 22
#define F_CFH 23
#define E_MASK_X 0x03FFF800
#define E_MASK_XL 0x03FFF801
#define E_MASK_D 0x03FFFFFF
#define E_MASK_D8 0x03FF00FF
#define E_MASK_I16A 0x03FF07FF
#define E_MASK_SCI8 0x03FF07FF
#define E_MASK_I16L 0x03FF07FF
#define E_MASK_BD24 0x03FFFFFE
#define E_MASK_BD15 0x000CFFFE
#define E_MASK_IA16 0x03FF07FF
#define E_MASK_LI20 0x03FF7FFF
#define E_MASK_M 0x03FFFFFE
#define F_NONE 0
#define F_X 1
#define F_XO 2
#define F_EVX 3
#define F_CMP 4
#define F_DCBF 5
#define F_DCBL 6
#define F_DCI 7
#define F_EXT 8
#define F_A 9
#define F_XFX 10
#define F_XER 11
#define F_MFPR 12
#define F_MTPR 13
#define F_X_EI 14
#define F_XRA 15
#define F_MASK_X 0x03FFF800
#define F_MASK_XO 0x03FFF800
#define F_MASK_EVX 0x03FFF800
#define F_MASK_CMP 0x039FF800
#define F_MASK_DCBF 0x00FFF800
#define F_MASK_DCBL 0x01FFF800
#define F_MASK_DCI 0x00FFF800
#define F_MASK_EXT 0x03FF0000
#define F_MASK_A 0x01FFFFC0
#define F_MASK_XFX 0x03FFF800
#define F_MASK_XER 0x03FFF800
#define F_MASK_MFPR 0x03FFF800
#define F_MASK_MTPR 0x03FFF800
#define F_MASK_CFH 0x03E0F800
const ppc_t ppc_ops[] = {
// { "name" , op , mask , type , {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_REG, TYPE_REG}}
{ "add" , 0x7C000214, 0x7C000214 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "add." , 0x7C000214, 0x7C000211 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addc" , 0x7C000014, 0x7C000014 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addc." , 0x7C000014, 0x7C000011 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addco" , 0x7C000014, 0x7C000414 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addco." , 0x7C000014, 0x7C000415 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "adde" , 0x7C000114, 0x7C000114 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "adde." , 0x7C000114, 0x7C000111 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addeo" , 0x7C000114, 0x7C000514 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addeo." , 0x7C000114, 0x7C000515 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addme" , 0x7C0001D4, 0x7C0001D4 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addme." , 0x7C0001D4, 0x7C0001D1 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addmeo" , 0x7C0001D4, 0x7C0005D4 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addmeo." , 0x7C0001D4, 0x7C0005D5 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addo" , 0x7C000214, 0x7C000614 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addo." , 0x7C000214, 0x7C000615 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addze" , 0x7C000194, 0x7C000194 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addze." , 0x7C000194, 0x7C000191 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addzeo" , 0x7C000194, 0x7C000594 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "addzeo." , 0x7C000194, 0x7C000595 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "and" , 0x7C000038, 0x7C000038 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "and." , 0x7C000038, 0x7C000039 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "andc" , 0x7C000078, 0x7C000078 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "andc." , 0x7C000078, 0x7C000079 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "brinc" , 0x1000020F, 0x1000020F | F_MASK_EVX , F_EVX, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "cmp" , 0x7C000000, 0x7C000000 | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "cmpl" , 0x7C000040, 0x7C000040 | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "cntlzd" , 0x7C000074, 0x7C000074 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "cntlzd." , 0x7C000074, 0x7C000075 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "cntlzw" , 0x7C000034, 0x7C000034 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "cntlzw." , 0x7C000034, 0x7C000035 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "dcba" , 0x7C0005EC, 0x7C0005EC | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbf" , 0x7C0000AC, 0x7C0000AC | F_MASK_DCBF, F_DCBF, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbfep" , 0x7C0000FE, 0x7C0000FE | F_MASK_DCBF, F_DCBF, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbi" , 0x7C0003AC, 0x7C0003AC | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcblc" , 0x7C00030C, 0x7C00030C | F_MASK_DCBL, F_DCBL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbst" , 0x7C00006C, 0x7C00006C | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbt" , 0x7C00022C, 0x7C00022C | F_MASK_X , F_X, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbtep" , 0x7C00027E, 0x7C00027E | F_MASK_X , F_X, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbtls" , 0x7C00014C, 0x7C00014C | F_MASK_DCBL, F_DCBL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbtst" , 0x7C0001EC, 0x7C0001EC | F_MASK_DCBL, F_DCBL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbtstep" , 0x7C0001FE, 0x7C0001FE | F_MASK_X , F_X, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbtstls" , 0x7C00010C, 0x7C00010C | F_MASK_DCBL, F_DCBL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbz" , 0x7C0007EC, 0x7C0007EC | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcbzep" , 0x7C0007FE, 0x7C0007FE | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dci" , 0x7C00038C, 0x7C00038C | F_MASK_DCI , F_DCI, {TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "dcread" , 0x7C00028C, 0x7C00028C | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "dcread" , 0x7C0003CC, 0x7C0003CC | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divw" , 0x7C0003D6, 0x7C0003D6 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divw." , 0x7C0003D6, 0x7C0003D7 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divwo" , 0x7C0003D6, 0x7C0007D6 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divwo." , 0x7C0003D6, 0x7C0007D7 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divwu" , 0x7C000396, 0x7C000396 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divwu." , 0x7C000396, 0x7C000397 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divwuo" , 0x7C000396, 0x7C000796 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "divwuo." , 0x7C000396, 0x7C000797 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "extsb" , 0x7C000774, 0x7C000774 | F_MASK_EXT , F_EXT, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "extsb." , 0x7C000774, 0x7C000775 | F_MASK_EXT , F_EXT, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "extsw" , 0x7C000734, 0x7C000734 | F_MASK_EXT , F_EXT, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "extsw." , 0x7C000734, 0x7C000735 | F_MASK_EXT , F_EXT, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "icbi" , 0x7C0007AC, 0x7C0007AC | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "icbiep" , 0x7C0007BE, 0x7C0007BE | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "icblc" , 0x7C0001CC, 0x7C0001CC | F_MASK_DCBL, F_DCBL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "icbt" , 0x7C00002C, 0x7C00002C | F_MASK_DCBL, F_DCBL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "icbtls" , 0x7C0003CC, 0x7C0003CC | F_MASK_DCBL, F_DCBL, {TYPE_IMM, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "ici" , 0x7C00078C, 0x7C00078C | F_MASK_DCI , F_DCI, {TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "icread" , 0x7C0007CC, 0x7C0007CC | F_MASK_X , F_X, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
//apply only X instead of A for lt, gt, eq
{ "isel" , 0x7C00001E, 0x7C00001E | F_MASK_A , F_A, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "iseleq" , 0x7C00001E, 0x7C00009E | F_MASK_X , F_A, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "iselgt" , 0x7C00001E, 0x7C00005E | F_MASK_X , F_A, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "isellt" , 0x7C00001E, 0x7C00001E | F_MASK_X , F_A, {TYPE_NONE, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lbepx" , 0x7C0000BE, 0x7C0000BE | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lbzux" , 0x7C0000EE, 0x7C0000EE | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lbzux" , 0x7C0000EE, 0x7C0000EE | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lbzx" , 0x7C0000AE, 0x7C0000AE | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lhaux" , 0x7C0002EE, 0x7C0002EE | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lhax" , 0x7C0002AE, 0x7C0002AE | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lhbrx" , 0x7C00062C, 0x7C00062C | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lhepx" , 0x7C00023E, 0x7C00023E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lhzux" , 0x7C00026E, 0x7C00026E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lhzx" , 0x7C00022E, 0x7C00022E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lswi" , 0x7C0004AA, 0x7C0004AA | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "lswx" , 0x7C00042A, 0x7C00042A | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "lwarx" , 0x7C000028, 0x7C000028 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lwarx." , 0x7C000029, 0x7C000029 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lwbrx" , 0x7C00042C, 0x7C00042C | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lwepx" , 0x7C00003E, 0x7C00003E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lwzux" , 0x7C00006E, 0x7C00006E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "lwzx" , 0x7C00002E, 0x7C00002E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "mbar" , 0x7C0006AC, 0x7C0006AC | F_MASK_XFX , F_XFX, {TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfctr" , 0x7C0902A6, 0x7C1902A6 | F_MASK_MTPR, F_MTPR, {TYPE_NONE, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mtctr" , 0x7C0903A6, 0x7C1903A6 | F_MASK_MTPR, F_MTPR, {TYPE_NONE, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mcrxr" , 0x7C000400, 0x7C000400 | F_MASK_XER , F_XER, {TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfcr" , 0x7C000026, 0x7C000026 | E_MASK_XL , F_XFX, {TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfdcr" , 0x7C000286, 0x7C000286 | F_MASK_MFPR, F_MFPR, {TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfdcrux" , 0x7C000246, 0x7C000246 | F_MASK_EXT , F_EXT, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfdcrx" , 0x7C000206, 0x7C000206 | F_MASK_EXT , F_EXT, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfmsr" , 0x7C0000A6, 0x7C0000A6 | F_MASK_XFX , F_XFX, {TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfpmr" , 0x7C00029C, 0x7C00029C | F_MASK_XFX , F_XFX, {TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mfspr" , 0x7C0002A6, 0x7C0002A6 | F_MASK_MFPR, F_MFPR, {TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "msync" , 0x7C0004AC, 0x7C0004AC | F_MASK_XFX , F_XFX, {TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mtcrf" , 0x7C000120, 0x7C000120 | E_MASK_XL , E_XL , {TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mtmsr" , 0x7C000124, 0x7C000124 | F_MASK_XFX , F_XFX, {TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mtspr" , 0x7C0003A6, 0x7C0003A6 | F_MASK_MTPR, F_MTPR, {TYPE_IMM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "mulhw" , 0x7C000096, 0x7C000096 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "mulhw." , 0x7C000096, 0x7C000097 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "mulhwu" , 0x7C000016, 0x7C000016 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "mulhwu." , 0x7C000016, 0x7C000017 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "mullw" , 0x7C0001D6, 0x7C0001D6 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "mullw." , 0x7C0001D6, 0x7C0001D7 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "nand" , 0x7C0003B8, 0x7C0003B8 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "nand." , 0x7C0003B9, 0x7C0003B9 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "neg" , 0x7C0000D0, 0x7C0000D0 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "neg." , 0x7C0000D0, 0x7C0000D1 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "nego" , 0x7C0004D0, 0x7C0004D0 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "nego." , 0x7C0004D0, 0x7C0004D1 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "nor" , 0x7C0000F8, 0x7C0000F8 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "nor." , 0x7C0000F8, 0x7C0000F9 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "or" , 0x7C000378, 0x7C000378 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "or." , 0x7C000378, 0x7C000379 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "orc" , 0x7C000338, 0x7C000338 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "orc." , 0x7C000338, 0x7C000339 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "slw" , 0x7C000030, 0x7C000030 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "slw." , 0x7C000030, 0x7C000031 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "sraw" , 0x7C000630, 0x7C000630 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "sraw." , 0x7C000630, 0x7C000631 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "srawi" , 0x7C000670, 0x7C000670 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "srawi." , 0x7C000670, 0x7C000671 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "srw" , 0x7C000430, 0x7C000430 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "srw." , 0x7C000430, 0x7C000431 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "stbux" , 0x7C0001EE, 0x7C0001EE | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "stbx" , 0x7C0001AE, 0x7C0001AE | E_MASK_XL , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "sthux" , 0x7C00036E, 0x7C00036E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "sthx" , 0x7C00032E, 0x7C00032E | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "stwux" , 0x7C00016E, 0x7C00016E | E_MASK_XL , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "stwx" , 0x7C00012E, 0x7C00012E | E_MASK_XL , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subf" , 0x7C000050, 0x7C000050 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subf." , 0x7C000050, 0x7C000051 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfc" , 0x7C000010, 0x7C000010 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfc." , 0x7C000010, 0x7C000011 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfco" , 0x7C000410, 0x7C000410 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfco." , 0x7C000410, 0x7C000411 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfe" , 0x7C000110, 0x7C000110 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfe." , 0x7C000110, 0x7C000111 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfeo" , 0x7C000510, 0x7C000510 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfeo." , 0x7C000510, 0x7C000511 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfo" , 0x7C000050, 0x7C000450 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfo." , 0x7C000050, 0x7C000451 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfze" , 0x7C000190, 0x7C000190 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfze." , 0x7C000190, 0x7C000191 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfzeo" , 0x7C000590, 0x7C000590 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "subfzeo." , 0x7C000590, 0x7C000591 | F_MASK_XO , F_XO, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "tlbre" , 0x7C000764, 0x7C000764 | F_MASK_XFX , F_NONE, {TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "tlbwe" , 0x7C0007A4, 0x7C0007A4 | F_MASK_XFX , F_NONE, {TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "wrtee" , 0x7C000106, 0x7C000106 | E_MASK_XL , F_X, {TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "wrteei" , 0x7C000146, 0x7C000146 | E_MASK_XL , F_X_EI, {TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "xor" , 0x7C000278, 0x7C000278 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "xor." , 0x7C000279, 0x7C000279 | F_MASK_X , F_XRA, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
// Floating point
{ "efsabs" , 0x100002C4, 0x100002C4 | F_MASK_EXT , F_EXT, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsadd" , 0x100002C0, 0x100002C0 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efscfh" , 0x100402D1, 0x100402D1 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efscfsf" , 0x100002D3, 0x100002D3 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efscfsi" , 0x100002D1, 0x100002D1 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efscfuf" , 0x100002D2, 0x100002D2 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efscfui" , 0x100002D0, 0x100002D0 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efscmpgt" , 0x100002CC, 0x100002CC | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efscmpeq" , 0x100002CE, 0x100002CE | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efscmplt" , 0x100002CD, 0x100002CD | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efscth" , 0x100402D5, 0x100402D5 | F_MASK_CFH , F_CFH, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsctsf" , 0x100002D7, 0x100002D7 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsctsi" , 0x100002D5, 0x100002D5 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsctsiz" , 0x100002DA, 0x100002DA | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsctuf" , 0x100002D6, 0x100002D6 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsctui" , 0x100002D4, 0x100002D4 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsctuiz" , 0x100002D8, 0x100002D8 | F_MASK_CFH , F_CFH, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsdiv" , 0x100002C9, 0x100002C9 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsmadd" , 0x100002C2, 0x100002C2 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsmax" , 0x100002B0, 0x100002B0 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsmin" , 0x100002B1, 0x100002B1 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsmsub" , 0x100002C3, 0x100002C3 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsmul" , 0x100002C8, 0x100002C8 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsnabs" , 0x100002C5, 0x100002C5 | F_MASK_EXT , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsneg" , 0x100002C6, 0x100002C6 | F_MASK_EXT , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efsnmadd" , 0x100002CA, 0x100002CA | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efsnmsub" , 0x100002CB, 0x100002CB | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efssqrt" , 0x100002C7, 0x100002C7 | F_MASK_EXT , F_X, {TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "efssub" , 0x100002C1, 0x100002C1 | F_MASK_X , F_X, {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efststeq" , 0x100002DE, 0x100002DE | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efststgt" , 0x100002DC, 0x100002DC | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "efststlt" , 0x100002DD, 0x100002DD | F_MASK_CMP , F_CMP, {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
};
const e_vle_t e_ops[] = {
// { "name" , op , mask , type , {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_REG, TYPE_REG}}
{ "e_add16i" , 0x1C000000, 0x1F000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_add2i." , 0x70008800, 0x70008800 | E_MASK_I16A, E_I16A , {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_add2is" , 0x70009000, 0x70009000 | E_MASK_I16A, E_I16A , {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_addi" , 0x18008000, 0x18008000 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_addi." , 0x18008800, 0x18008800 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_addic" , 0x18009000, 0x18009000 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_addic." , 0x18009800, 0x18009800 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_and2i." , 0x7000C800, 0x7000C800 | E_MASK_I16L, E_I16L , {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_and2is." , 0x7000E800, 0x7000E800 | E_MASK_I16L, E_I16LS , {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_andi" , 0x1800C000, 0x1800C000 | E_MASK_SCI8, E_SCI8I , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_andi." , 0x1800C800, 0x1800C800 | E_MASK_SCI8, E_SCI8I , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
// has cr0-cr3
{ "e_bge" , 0x7A000000, 0x7A000000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_ble" , 0x7A000000, 0x7A010000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bne" , 0x7A000000, 0x7A020000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bns" , 0x7A000000, 0x7A030000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_blt" , 0x7A000000, 0x7A100000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bgt" , 0x7A000000, 0x7A110000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_beq" , 0x7A000000, 0x7A120000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bso" , 0x7A000000, 0x7A130000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bc" , 0x7A000000, 0x7A140000 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bgel" , 0x7A000001, 0x7A000001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_blel" , 0x7A000001, 0x7A010001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bnel" , 0x7A000001, 0x7A020001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bnsl" , 0x7A000001, 0x7A030001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bltl" , 0x7A000001, 0x7A110001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bgtl" , 0x7A000001, 0x7A120001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_beql" , 0x7A000001, 0x7A130001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bsol" , 0x7A000001, 0x7A140001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bcl" , 0x7A000001, 0x7A140001 | E_MASK_BD15, E_BD15 , {TYPE_CR, TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
// has cr0-cr3
{ "e_bdnz" , 0x7A200000, 0x7A200000 | E_MASK_BD15, E_BD15c , {TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bdnzl" , 0x7A200001, 0x7A200001 | E_MASK_BD15, E_BD15c , {TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bdz" , 0x7A300000, 0x7A300000 | E_MASK_BD15, E_BD15c , {TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bdzl" , 0x7A300001, 0x7A300001 | E_MASK_BD15, E_BD15c , {TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bl" , 0x78000001, 0x78000001 | E_MASK_BD24, E_BD24 , {TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_b" , 0x78000000, 0x78000000 | E_MASK_BD24, E_BD24 , {TYPE_JMP, TYPE_NONE, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_bc" , 0x7A000000, 0x7A200000 | E_MASK_BD15, E_BD15b , {TYPE_IMM, TYPE_IMM, TYPE_JMP, TYPE_NONE, TYPE_NONE}},
{ "e_bcl" , 0x7A000001, 0x7A200001 | E_MASK_BD15, E_BD15b , {TYPE_IMM, TYPE_IMM, TYPE_JMP, TYPE_NONE, TYPE_NONE}},
{ "e_cmp16i" , 0x70009800, 0x70009800 | E_MASK_IA16, E_IA16 , {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_cmph" , 0x7C00001C, 0x7C00001D | E_MASK_X , E_XCR , {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_cmph16i" , 0x7000B000, 0x7000B000 | E_MASK_IA16, E_IA16 , {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_cmphl" , 0x7C00005C, 0x7C00005D | E_MASK_X , E_XCR , {TYPE_CR, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_cmphl16i" , 0x7000B800, 0x7000B800 | E_MASK_IA16, E_IA16U , {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_cmpl16i" , 0x7000A800, 0x7000A800 | E_MASK_IA16, E_IA16U , {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_cmpli" , 0x1880A800, 0x1880A800 | E_MASK_SCI8, E_SCI8CR, {TYPE_CR, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_cmpi" , 0x1800A800, 0x1800A800 | E_MASK_SCI8, E_SCI8CR, {TYPE_CR, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_crand" , 0x7C000202, 0x7C000202 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_crandc" , 0x7C000102, 0x7C000102 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_creqv" , 0x7C000242, 0x7C000242 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_crnand" , 0x7C0001C2, 0x7C0001C2 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_crnor" , 0x7C000042, 0x7C000042 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_cror" , 0x7C000382, 0x7C000382 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_crorc" , 0x7C000342, 0x7C000342 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_crxor" , 0x7C000182, 0x7C000182 | E_MASK_XL , E_XL , {TYPE_CR, TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE}},
{ "e_lbz" , 0x30000000, 0x30000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_lbzu" , 0x18000000, 0x18000000 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_lha" , 0x38000000, 0x38000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_lhau" , 0x18000300, 0x18000300 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_lhz" , 0x58000000, 0x58000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_lhzu" , 0x18000100, 0x18000100 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_li" , 0x70000000, 0x70000000 | E_MASK_LI20, E_LI20 , {TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_lis" , 0x7000E000, 0x7000E000 | E_MASK_I16L, E_I16LS , {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_lmw" , 0x18000800, 0x18000800 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_lwz" , 0x50000000, 0x53000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_lwzu" , 0x18000200, 0x18000200 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_mcrf" , 0x7C000020, 0x7C000020 | E_MASK_XL , E_XLSP , {TYPE_CR, TYPE_CR, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_mull2i" , 0x7000A000, 0x7000A000 | E_MASK_I16A, E_I16A , {TYPE_IMM, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_mulli" , 0x1800A000, 0x1800A000 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_or2i" , 0x7000C000, 0x7000C000 | E_MASK_I16L, E_I16L , {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_or2is" , 0x7000D000, 0x7000D000 | E_MASK_I16L, E_I16LS , {TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_ori" , 0x1800D000, 0x1800D000 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_ori." , 0x1800D800, 0x1800D800 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_rlw" , 0x7C000230, 0x7C000230 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_rlw." , 0x7C000231, 0x7C000231 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_rlwi" , 0x7C000270, 0x7C000270 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_rlwi." , 0x7C000271, 0x7C000271 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_rlwimi" , 0x74000000, 0x74000000 | E_MASK_M , E_M , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_rlwinm" , 0x74000001, 0x74000001 | E_MASK_M , E_M , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_slwi" , 0x7C000070, 0x7C000070 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_slwi." , 0x7C000071, 0x7C000071 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_srwi" , 0x7C000470, 0x7C000470 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_srwi." , 0x7C000471, 0x7C000471 | E_MASK_X , E_XRA , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_stb" , 0x34000000, 0x34000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_MEM, TYPE_IMM, TYPE_NONE, TYPE_NONE}},
{ "e_stbu" , 0x18000400, 0x18000400 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_sth" , 0x5C000000, 0x5C000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_sthu" , 0x18000500, 0x18000500 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_stmw" , 0x18000900, 0x18000900 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_stw" , 0x54000000, 0x56000000 | E_MASK_D , E_D , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_stwu" , 0x18000600, 0x18000600 | E_MASK_D8 , E_D8 , {TYPE_REG, TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE}},
{ "e_subfic" , 0x1800B000, 0x1800B000 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_subfic." , 0x1800B800, 0x1800B800 | E_MASK_SCI8, E_SCI8 , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_xori" , 0x1800E000, 0x1800E000 | E_MASK_SCI8, E_SCI8I , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
{ "e_xori." , 0x1800E800, 0x1800E800 | E_MASK_SCI8, E_SCI8I , {TYPE_REG, TYPE_REG, TYPE_IMM, TYPE_IMM, TYPE_IMM}},
// VLE Instructions for Improving Interrupt Handler Efficiency (e200z760RM.pdf)
{ "e_ldmvcsrrw" , 0x18A01000, 0x18A01000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_ldmvdsrrw" , 0x18C01000, 0x18C01000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_ldmvgprw" , 0x18001000, 0x18001000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_ldmvsprw" , 0x18201000, 0x18201000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_ldmvsrrw" , 0x18801000, 0x18801000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_lmvcsrrw" , 0x18A01000, 0x18A01000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_lmvdsrrw" , 0x18C01000, 0x18C01000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_lmvgprw" , 0x18001000, 0x18001000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_lmvmcsrrw" , 0x18E01000, 0x18E01000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_lmvsprw" , 0x18201000, 0x18201000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_lmvsrrw" , 0x18801000, 0x18801000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_stmvcsrrw" , 0x18A01100, 0x18A01100 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_stmvdsrrw" , 0x18C01100, 0x18C01100 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_stmvgprw" , 0x18001100, 0x18001100 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_stmvmcsrrw", 0x18E01100, 0x18E01000 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_stmvsprw" , 0x18201100, 0x18201100 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
{ "e_stmvsrrw" , 0x18801100, 0x18801100 | E_MASK_D8 , E_D8_N , {TYPE_MEM, TYPE_REG, TYPE_NONE, TYPE_NONE, TYPE_NONE}},
};
const se_vle_t se_ops[] = {
// { "name" , op , mask , n, op_type , {{field ,shl,shr, +, i, TYPE_REG}, ...}
{ "se_illegal", 0x0000, 0x0000, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_isync" , 0x0001, 0x0001, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_sc" , 0x0002, 0x0002, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_blr" , 0x0004, 0x0004, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_blrl" , 0x0005, 0x0005, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_bctr" , 0x0006, 0x0006, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_bctrl" , 0x0007, 0x0007, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_rfi" , 0x0008, 0x0008, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_rfci" , 0x0009, 0x0009, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_rfdi" , 0x000A, 0x000A, 0, {{0}, {0}, {0}, {0}, {0}}},
{ "se_not" , 0x0020, 0x002F, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_neg" , 0x0030, 0x003F, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_mflr" , 0x0080, 0x008F, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_mtlr" , 0x0090, 0x009F, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_mfctr" , 0x00A0, 0x00AF, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_mtctr" , 0x00B0, 0x00BF, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_extzb" , 0x00C0, 0x00CF, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_extsb" , 0x00D0, 0x00DF, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_extzh" , 0x00E0, 0x00EF, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_extsh" , 0x00F0, 0x00FF, 1, {{0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}, {0}}},
{ "se_mr" , 0x0100, 0x01FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_mtar" , 0x0200, 0x02FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 8, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_mfar" , 0x0300, 0x03FF, 2, {{0x00F0, 4, 0, 8, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_add" , 0x0400, 0x04FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_mullw" , 0x0500, 0x05FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_sub" , 0x0600, 0x06FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_subf" , 0x0700, 0x07FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_cmp" , 0x0C00, 0x0CFF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_cmpl" , 0x0D00, 0x0DFF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_cmph" , 0x0E00, 0x0EFF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_cmphl" , 0x0F00, 0x0FFF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_addi" , 0x2000, 0x21FF, 2, {{0x01F0, 4, 0, 1, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_and" , 0x4600, 0x46FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_and." , 0x4700, 0x47FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_andi" , 0x2E00, 0x2FFF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_andc" , 0x4500, 0x45FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_b" , 0xE800, 0xE8FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_bl" , 0xE900, 0xE9FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
// cr0
{ "se_bge" , 0xE000, 0xE0FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_ble" , 0xE000, 0xE1FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_bne" , 0xE000, 0xE2FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_bns" , 0xE000, 0xE3FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_blt" , 0xE000, 0xE4FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_bgt" , 0xE000, 0xE5FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_beq" , 0xE000, 0xE6FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_bso" , 0xE000, 0xE7FF, 1, {{0x00FF, 0, 1, 0, 0, TYPE_JMP}, {0}, {0}, {0}, {0}}},
{ "se_bc" , 0xE000, 0xE7FF, 2, {{0x0700, 8, 0, 32, 0, TYPE_JMP}, {0x00FF, 0, 1, 0, 1, TYPE_IMM}, {0}, {0}, {0}}},
{ "se_bclri" , 0x6000, 0x61FF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_bgeni" , 0x6200, 0x63FF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_bmaski" , 0x2C00, 0x2DFF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_bseti" , 0x6400, 0x65FF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_btsti" , 0x6600, 0x67FF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_cmpi" , 0x2A00, 0x2BFF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_cmpli" , 0x2200, 0x23FF, 2, {{0x01F0, 4, 0, 1, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_lbz" , 0x8000, 0x8FFF, 3, {{0x0F00, 8, 0, 0, 2, TYPE_MEM}, {0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 1, TYPE_MEM}, {0}, {0}}},
{ "se_lbh" , 0xA000, 0xAFFF, 3, {{0x0F00, 7, 0, 0, 2, TYPE_MEM}, {0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 1, TYPE_MEM}, {0}, {0}}},
{ "se_li" , 0x4800, 0x4FFF, 2, {{0x07F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_lwz" , 0xC000, 0xCFFF, 3, {{0x0F00, 6, 0, 0, 2, TYPE_MEM}, {0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 1, TYPE_MEM}, {0}, {0}}},
{ "se_or" , 0x4400, 0x44FF, 2, {{0x00F0, 4, 0, 0, 1, TYPE_REG}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_slw" , 0x4200, 0x42FF, 2, {{0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 2, TYPE_REG}, {0}, {0}, {0}}},
{ "se_slwi" , 0x6C00, 0x6DFF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_sraw" , 0x4100, 0x41FF, 2, {{0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 2, TYPE_REG}, {0}, {0}, {0}}},
{ "se_srawi" , 0x6A00, 0x6BFF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_srw" , 0x4000, 0x40FF, 2, {{0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 2, TYPE_REG}, {0}, {0}, {0}}},
{ "se_srwi" , 0x6800, 0x69FF, 2, {{0x01F0, 4, 0, 0, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_stb" , 0x9000, 0x9FFF, 3, {{0x0F00, 8, 0, 0, 2, TYPE_MEM}, {0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 1, TYPE_MEM}, {0}, {0}}},
{ "se_sth" , 0xB000, 0xBFFF, 3, {{0x0F00, 7, 0, 0, 2, TYPE_MEM}, {0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 1, TYPE_MEM}, {0}, {0}}},
{ "se_stw" , 0xD000, 0xDFFF, 3, {{0x0F00, 6, 0, 0, 2, TYPE_MEM}, {0x00F0, 4, 0, 0, 0, TYPE_REG}, {0x000F, 0, 0, 0, 1, TYPE_MEM}, {0}, {0}}},
{ "se_subi" , 0x2400, 0x25FF, 2, {{0x01F0, 4, 0, 1, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
{ "se_subi." , 0x2600, 0x27FF, 2, {{0x01F0, 4, 0, 1, 1, TYPE_IMM}, {0x000F, 0, 0, 0, 0, TYPE_REG}, {0}, {0}, {0}}},
};
static void set_e_fields(vle_t * v, const e_vle_t* p, ut32 data, ut32 addr) {
if (!v) {
return;
}
switch (p->type) {
case E_X:
{
v->n = 3;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case E_XRA:
{
v->n = 3;
v->fields[0].value = (data & 0x1F0000) >> 16;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x3E00000) >> 21;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case E_XL:
{
v->n = 3;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case E_D:
{
v->n = 3;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = data & 0xFFFF;
if (v->fields[2].value & 0x8000) {
v->fields[2].value = 0xFFFF0000 | v->fields[2].value;
}
v->fields[2].type = p->types[2];
}
break;
case E_D8:
{
v->n = 3;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = data & 0xFF;
if (v->fields[2].value & 0x80) {
v->fields[2].value = 0xFFFFFF00 | v->fields[2].value;
}
v->fields[2].type = p->types[2];
}
break;
case E_D8_N:
{
v->n = 2;
v->fields[0].value = (data & 0x1F0000) >> 16;
v->fields[0].type = p->types[0];
v->fields[1].value = data & 0xFF;
if (v->fields[1].value & 0x80) {
v->fields[1].value = 0xFFFFFF00 | v->fields[1].value;
}
v->fields[1].type = p->types[1];
}
break;
case E_IA16U:
{
v->n = 2;
v->fields[1].value = (data & 0x3E00000) >> 10;
v->fields[1].type = p->types[0];
v->fields[0].value = (data & 0x1F0000) >> 16;
v->fields[0].type = p->types[1];
v->fields[1].value |= (data & 0x7FF);
}
break;
case E_IA16:
case E_I16A:
{
v->n = 2;
v->fields[1].value = (data & 0x3E00000) >> 10;
v->fields[1].type = p->types[0];
v->fields[0].value = (data & 0x1F0000) >> 16;
v->fields[0].type = p->types[1];
v->fields[1].value |= (data & 0x7FF);
if (v->fields[1].value & 0x8000) {
v->fields[1].value = 0xFFFF0000 | v->fields[1].value;
}
}
break;
case E_SCI8:
case E_SCI8CR:
{
v->n = 3;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
if (p->type == E_SCI8CR) {
v->fields[0].value &= 0x3;
}
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
ut32 ui8 = data & 0xFF;
ut32 scl = (data & 0x300) >> 8;
ut32 f = data & 0x400;
switch (scl) {
case 0:
v->fields[2].value = ui8 | (f ? 0xffffff00 : 0);
break;
case 1:
v->fields[2].value = (ui8 << 8) | (f ? 0xffff00ff : 0);
break;
case 2:
v->fields[2].value = (ui8 << 16) | (f ? 0xff00ffff : 0);
break;
default:
v->fields[2].value = (ui8 << 24) | (f ? 0x00ffffff : 0);
break;
}
v->fields[2].type = p->types[2];
}
break;
case E_SCI8I:
{
v->n = 3;
v->fields[1].value = (data & 0x3E00000) >> 21;
v->fields[1].type = p->types[0];
v->fields[0].value = (data & 0x1F0000) >> 16;
v->fields[0].type = p->types[1];
ut32 ui8 = data & 0xFF;
ut32 scl = (data & 0x300) >> 8;
ut32 f = data & 0x400;
switch (scl) {
case 0:
v->fields[2].value = ui8 | (f ? 0xffffff00 : 0);
break;
case 1:
v->fields[2].value = (ui8 << 8) | (f ? 0xffff00ff : 0);
break;
case 2:
v->fields[2].value = (ui8 << 16) | (f ? 0xff00ffff : 0);
break;
default:
v->fields[2].value = (ui8 << 24) | (f ? 0x00ffffff : 0);
break;
}
v->fields[2].type = p->types[2];
}
break;
case E_I16L:
{
v->n = 2;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 5;
v->fields[1].value |= (data & 0x7FF);
v->fields[1].type = p->types[1];
}
break;
case E_I16LS:
{
v->n = 2;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 5;
v->fields[1].value |= (data & 0x7FF);
v->fields[1].type = p->types[1];
}
break;
case E_BD24:
{
v->n = 1;
v->fields[0].value = data & 0x3FFFFFE;
if (v->fields[0].value & 0x1000000) {
v->fields[0].value |= 0xFE000000;
}
v->fields[0].type = p->types[0];
}
break;
case E_BD15:
{
v->n = 2;
v->fields[0].value = (data & 0xC0000) >> 18;
v->fields[0].type = p->types[0];
v->fields[1].value = data & 0xFFFE;
if (v->fields[1].value & 0x8000) {
v->fields[1].value |= 0xFFFF0000;
}
v->fields[1].type = p->types[1];
}
break;
case E_BD15b:
{
v->n = 3;
v->fields[0].value = (data & 0x300000) >> 20;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0xF0000) >> 16;
v->fields[1].type = p->types[0];
v->fields[2].value = data & 0xFFFE;
if (v->fields[2].value & 0x8000) {
v->fields[2].value |= 0xFFFF0000;
}
v->fields[2].type = p->types[2];
}
break;
case E_BD15c:
{
v->n = 1;
v->fields[0].value = data & 0xFFFE;
if (v->fields[0].value & 0x8000) {
v->fields[0].value |= 0xFFFF0000;
}
v->fields[0].type = p->types[0];
}
break;
case E_LI20:
{
v->n = 2;
v->fields[0].value = (data & 0x03E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = ((data & 0x001F0000) >> 5);
v->fields[1].value |= ((data & 0x7800) << 5);
v->fields[1].value |= (data & 0x7FF);
v->fields[1].type = p->types[1];
if (v->fields[1].value & 0x80000) {
v->fields[1].value = 0xFFF00000 | v->fields[1].value;
}
}
break;
case E_M:
{
v->n = 5;
v->fields[1].value = (data & 0x3E00000) >> 21;
v->fields[1].type = p->types[1];
v->fields[0].value = (data & 0x1F0000) >> 16;
v->fields[0].type = p->types[0];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
v->fields[3].value = (data & 0x7C0) >> 6;
v->fields[3].type = p->types[3];
v->fields[4].value = (data & 0x3E) >> 1;
v->fields[4].type = p->types[4];
}
break;
case E_XCR:
{
v->n = 3;
v->fields[0].value = (data & 0x3000000) >> 24;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case E_XLSP:
{
v->n = 3;
v->fields[0].value = (data & 0x3800000) >> 23;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1C0000) >> 18;
v->fields[1].type = p->types[1];
}
break;
case E_NONE:
default:
v->n = 0;
break;
}
ut16 i;
for (i = 0; i < v->n; ++i) {
if (v->fields[i].type == TYPE_JMP) {
v->fields[i].value += addr;
}
}
}
static void set_ppc_fields(vle_t * v, const ppc_t* p, ut32 data, ut32 addr) {
if (!v) {
return;
}
switch (p->type) {
case F_X:
case F_XO:
case F_EVX:
{
v->n = 0;
if (p->types[0] != TYPE_NONE) {
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->n++;
}
if (p->types[1] != TYPE_NONE) {
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->n++;
}
if (p->types[2] != TYPE_NONE) {
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
v->n++;
}
}
break;
case F_X_EI:
{
v->n = 1;
v->fields[0].value = (data & 0x8000) >> 15;
v->fields[0].type = p->types[0];
}
break;
case F_XRA:
{
v->n = 3;
v->fields[1].value = (data & 0x3E00000) >> 21;
v->fields[1].type = p->types[0];
v->fields[0].value = (data & 0x1F0000) >> 16;
v->fields[0].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case F_CMP:
{
v->n = 3;
v->fields[0].value = (data & 0x3800000) >> 23;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case F_DCBF:
{
v->n = 3;
v->fields[0].value = (data & 0x0E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case F_DCBL:
{
v->n = 3;
v->fields[0].value = (data & 0x1E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
}
break;
case F_DCI:
{
v->n = 1;
v->fields[0].value = (data & 0xE00000) >> 21;
v->fields[0].type = p->types[0];
}
break;
case F_EXT:
{
v->n = 2;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
}
break;
case F_A:
{
v->n = 4;
v->fields[0].value = (data & 0x1E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1F0000) >> 16;
v->fields[1].type = p->types[1];
v->fields[2].value = (data & 0xF800) >> 11;
v->fields[2].type = p->types[2];
v->fields[3].value = (data & 0x7C0) >> 6;
v->fields[3].type = p->types[3];
}
break;
case F_XFX:
{
v->n = 1;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
}
break;
case F_CFH:
{
v->n = 2;
v->fields[0].value = (data & 0x3E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0xF800) >> 11;
v->fields[1].type = p->types[1];
}
break;
case F_XER:
{
v->n = 1;
v->fields[0].value = (data & 0x3800000) >> 23;
v->fields[0].type = p->types[0];
}
break;
case F_MFPR:
{
v->n = 2;
v->fields[0].value = (data & 0x1E00000) >> 21;
v->fields[0].type = p->types[0];
v->fields[1].value = (data & 0x1FF800) >> 11;
v->fields[1].type = p->types[1];
break;
}
case F_MTPR:
{
v->n = 2;
//inverted
v->fields[1].value = (data & 0x1E00000) >> 21;
v->fields[1].type = p->types[1];
v->fields[0].value = (data & 0x1FF800) >> 11;
v->fields[0].type = p->types[0];
}
break;
case E_NONE:
default:
v->n = 0;
break;
}
ut16 i;
for (i = 0; i < v->n; ++i) {
if (v->fields[i].type == TYPE_JMP) {
v->fields[i].value += addr;
}
}
}
static vle_t *find_ppc(const ut8* buffer, ut32 addr) {
ut32 i;
ut32 data = (buffer[0] << 24) | (buffer[1] << 16) | (buffer[2] << 8) | buffer[3];
const ppc_t* p = NULL;
const ut32 size = sizeof (ppc_ops) / sizeof (ppc_t);
for (i = 0; i < size; ++i) {
p = &ppc_ops[i];
if ((p->op & data) == p->op && (p->mask & data) == data) {
vle_t* ret = (vle_t*) calloc(1, sizeof(vle_t));
ret->name = p->name;
ret->size = 4;
ret->n = 0;
set_ppc_fields (ret, p, data, addr);
return ret;
}
}
return NULL;
}
static vle_t *find_e(const ut8* buffer, ut32 addr) {
ut32 i;
ut32 data = (buffer[0] << 24) | (buffer[1] << 16) | (buffer[2] << 8) | buffer[3];
const e_vle_t* p = NULL;
const ut32 size = sizeof (e_ops) / sizeof (e_vle_t);
for (i = 0; i < size; ++i) {
p = &e_ops[i];
if ((p->op & data) == p->op && (p->mask & data) == data) {
vle_t* ret = (vle_t*) calloc(1, sizeof(vle_t));
ret->name = p->name;
ret->size = 4;
ret->n = 0;
set_e_fields (ret, p, data, addr);
return ret;
}
}
return NULL;
}
static vle_t *find_se(const ut8* buffer, ut32 addr) {
ut32 i, j, k;
ut16 data = (buffer[0] << 8) | buffer[1];
const se_vle_t* p = NULL;
const ut32 size = sizeof (se_ops) / sizeof (se_vle_t);
for (i = 0; i < size; ++i) {
p = &se_ops[i];
if ((p->op & data) == p->op && (p->mask & data) == data) {
vle_t* ret = (vle_t*) calloc(1, sizeof(vle_t));
ret->name = p->name;
ret->size = 2;
for (j = 0; j < p->n; ++j) {
for (k = 0; k < p->n; ++k) {
if (p->fields[k].idx == j) {
ret->fields[j].value = data & p->fields[k].mask;
ret->fields[j].value >>= p->fields[k].shr;
ret->fields[j].value <<= p->fields[k].shl;
ret->fields[j].value += p->fields[k].add;
ret->fields[j].value &= 0xFFFF;
if (p->fields[k].type == TYPE_REG && ret->fields[j].value & 0x8) {
ret->fields[j].value = (ret->fields[j].value & 0x7) + 24;
} else if (p->fields[k].type == TYPE_JMP) {
if (ret->fields[j].value & 0x0100) {
ret->fields[j].value = 0xFFFFFE00 | ret->fields[j].value;
}
ret->fields[j].value += addr;
}
ret->fields[j].type = p->fields[k].type;
break;
}
}
}
ret->n = p->n;
return ret;
}
}
return NULL;
}
int vle_init(vle_handle* handle, const ut8* buffer, const ut32 size, ut32 start_address) {
if (!handle || !buffer || size < 2) {
return 1;
}
handle->pos = buffer;
handle->end = buffer + size;
handle->addr = start_address;
handle->inc = 0;
return 0;
}
vle_t* vle_next(vle_handle* handle) {
vle_t *op = NULL;
if (!handle || handle->pos + handle->inc >= handle->end) {
return NULL;
}
handle->pos += handle->inc;
// ppc subset, e(32 bits) and then se(16 bits)
if (handle->pos + 4 <= handle->end) {
op = find_ppc (handle->pos, handle->addr);
}
if (!op && handle->pos + 4 <= handle->end) {
op = find_e (handle->pos, handle->addr);
}
if (!op && handle->pos + 2 <= handle->end) {
op = find_se (handle->pos, handle->addr);
}
handle->inc = op ? op->size : 0;
handle->addr += op ? op->size : 0;
return op;
}
vle_t* vle_decode_one(const ut8* buffer, const ut32 size, ut32 current_address) {
vle_t *op = NULL;
if (size < 2) {
return NULL;
}
if (size > 3) {
op = find_ppc (buffer, current_address);
}
if (!op && size > 3) {
op = find_e (buffer, current_address);
}
if (!op && size > 1) {
op = find_se (buffer, current_address);
}
return op;
}
void vle_free(vle_t* instr) {
free (instr);
}
void vle_snprint(char* str, int size, vle_t* instr) {
ut32 i;
int bufsize = size, add = 0;
add = snprintf (str, bufsize, "%s", instr->name);
for (i = 0; add > 0 && i < instr->n && add < bufsize; ++i) {
if (instr->fields[i].type == TYPE_REG) {
add += snprintf (str + add, bufsize - add, " r%u", instr->fields[i].value);
} else if (instr->fields[i].type == TYPE_IMM) {
add += snprintf (str + add, bufsize - add, " 0x%x", instr->fields[i].value);
} else if (instr->fields[i].type == TYPE_MEM) {
add += snprintf (str + add, bufsize - add, " 0x%x(r%d)", instr->fields[i + 1].value, instr->fields[i].value);
i++;
} else if (instr->fields[i].type == TYPE_JMP) {
add += snprintf (str + add, bufsize - add, " 0x%x", instr->fields[i].value);
} else if (instr->fields[i].type == TYPE_CR) {
add += snprintf (str + add, bufsize - add, " cr%u", instr->fields[i].value);
}
}
}
Raw
vle.h
/* LGPL - Copyright 2017-2018 - wargio */
#ifndef LIB_PPCVLE
#define LIB_PPCVLE
#include <stdint.h>
#ifdef __cplusplus
extern "C" {
#endif
typedef uint8_t ut8;
typedef uint16_t ut16;
typedef uint32_t ut32;
typedef uint64_t ut64;
#define TYPE_NONE 0
#define TYPE_REG 1
#define TYPE_IMM 2
#define TYPE_MEM 3
#define TYPE_JMP 4
#define TYPE_CR 5
typedef struct {
const ut8* end;
const ut8* pos;
ut16 inc;
ut32 addr;
} vle_handle;
typedef struct {
ut32 value;
ut16 type;
} vle_field_t;
typedef struct {
const char* name;
vle_field_t fields[10];
ut16 n;
ut16 size;
} vle_t;
int vle_init(vle_handle* handle, const ut8* buffer, const ut32 size, ut32 start_address);
vle_t* vle_next(vle_handle* handle);
vle_t* vle_decode_one(const ut8* buffer, const ut32 size, ut32 current_address);
void vle_free(vle_t* instr);
void vle_snprint(char* str, int size, vle_t* instr);
#ifdef __cplusplus
}
#endif
#endif
Raw
vle_internal.h
/* LGPL - Copyright 2017-2018 - wargio */
#ifndef LIB_PPCVLE_INTERNAL
#define LIB_PPCVLE_INTERNAL
typedef struct {
ut16 mask;
ut16 shr;
ut16 shl;
ut16 add;
ut8 idx;
ut8 type;
} field_t;
typedef struct {
const char* name;
ut32 op;
ut32 mask;
ut16 type;
ut16 types[5];
} e_vle_t;
typedef struct {
const char* name;
ut16 op;
ut16 mask;
ut16 n;
field_t fields[5];
} se_vle_t;
typedef struct {
const char* name;
ut32 op;
ut32 mask;
ut16 type;
ut16 types[5];
} ppc_t;
#endif
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment