Skip to content

Instantly share code, notes, and snippets.

@sueszli
Created January 5, 2026 22:45
Show Gist options
  • Select an option

  • Save sueszli/030f9fb84f6f304cd96be438deb6bb96 to your computer and use it in GitHub Desktop.

Select an option

Save sueszli/030f9fb84f6f304cd96be438deb6bb96 to your computer and use it in GitHub Desktop.
{
"unmatched_xdsl": [
"llvm.call_intrinsic",
"llvm.mlir.addressof",
"llvm.mlir.constant",
"llvm.mlir.global",
"llvm.mlir.null",
"llvm.mlir.undef",
"llvm.mlir.zero"
],
"unmatched_llvmlite": [
"addrspacecast",
"append_basic_block",
"assume",
"atomic_rmw",
"basic_block",
"bitreverse",
"block",
"branch",
"branch_indirect",
"bswap",
"cbranch",
"cmpxchg",
"comment",
"convert_from_fp16",
"convert_to_fp16",
"ctlz",
"ctpop",
"cttz",
"extract_element",
"fcmp_ordered",
"fcmp_unordered",
"fence",
"fma",
"fneg",
"fptosi",
"fptoui",
"fptrunc",
"goto_block",
"goto_entry_block",
"icmp_unsigned",
"if_else",
"if_then",
"insert_element",
"invoke",
"landingpad",
"load_atomic",
"load_reg",
"module",
"neg",
"not_",
"phi",
"position_after",
"position_at_end",
"position_at_start",
"position_before",
"remove",
"resume",
"ret_void",
"sadd_with_overflow",
"select",
"shuffle_vector",
"smul_with_overflow",
"ssub_with_overflow",
"store_atomic",
"store_reg",
"switch",
"uadd_with_overflow",
"uitofp",
"umul_with_overflow",
"usub_with_overflow"
],
"mapping": {
"llvm.add": "add",
"llvm.alloca": "alloca",
"llvm.and": "and_",
"llvm.ashr": "ashr",
"llvm.bitcast": "bitcast",
"llvm.call": "call",
"llvm.call_intrinsic": null,
"llvm.extractvalue": "extract_value",
"llvm.fadd": "fadd",
"llvm.fdiv": "fdiv",
"llvm.fmul": "fmul",
"llvm.fpext": "fpext",
"llvm.frem": "frem",
"llvm.fsub": "fsub",
"llvm.func": "function",
"llvm.getelementptr": "gep",
"llvm.icmp": "icmp_signed",
"llvm.inline_asm": "asm",
"llvm.insertvalue": "insert_value",
"llvm.inttoptr": "inttoptr",
"llvm.load": "load",
"llvm.lshr": "lshr",
"llvm.mlir.addressof": null,
"llvm.mlir.constant": null,
"llvm.mlir.global": null,
"llvm.mlir.null": null,
"llvm.mlir.undef": null,
"llvm.mlir.zero": null,
"llvm.mul": "mul",
"llvm.or": "or_",
"llvm.ptrtoint": "ptrtoint",
"llvm.return": "ret",
"llvm.sdiv": "sdiv",
"llvm.sext": "sext",
"llvm.shl": "shl",
"llvm.sitofp": "sitofp",
"llvm.srem": "srem",
"llvm.store": "store",
"llvm.sub": "sub",
"llvm.trunc": "trunc",
"llvm.udiv": "udiv",
"llvm.unreachable": "unreachable",
"llvm.urem": "urem",
"llvm.xor": "xor",
"llvm.zext": "zext"
}
}
@sueszli
Copy link
Author

sueszli commented Jan 7, 2026

check out full coverage with:

$ uv run pytest --cov=xdsl.backend.llvm.convert_op tests/backend/llvm/test_convert_op.py --cov-report=term-missing

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment