top.v

module top
   (
    input CLK100MHZ,
    input [3:0] btn,
    output [3:0] led
    );

   reg [31:0] counter;

   always @(posedge CLK100MHZ)
     begin
        counter = counter + 1;
     end

   assign led = counter[31:28];
endmodule // top