Created
March 23, 2025 00:02
-
-
Save will127534/754db4d9d3339689b83e9ab162b8b5ee to your computer and use it in GitHub Desktop.
Increase RP1 to 300Mhz with dtoverlay
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| /dts-v1/; | |
| /plugin/; | |
| / { | |
| compatible = "brcm,bcm2712"; | |
| fragment@0 { | |
| target = <&rp1_clocks>; | |
| __overlay__ { | |
| /* | |
| * Re-specify the entire assigned-clock-rates array. | |
| * Only the items for RP1_PLL_SYS (index #2) and | |
| * RP1_CLK_SYS (index #7) have been changed to 300000000. | |
| */ | |
| assigned-clock-rates = < | |
| /* RP1_PLL_SYS_CORE */ 1000000000 | |
| /* RP1_PLL_AUDIO_CORE*/ 1536000000 | |
| /* RP1_PLL_SYS */ 300000000 | |
| /* RP1_PLL_SYS_SEC */ 125000000 | |
| /* RP1_CLK_ETH */ 125000000 | |
| /* RP1_PLL_AUDIO */ 61440000 | |
| /* RP1_PLL_AUDIO_SEC */ 153600000 | |
| /* RP1_CLK_SYS */ 300000000 | |
| /* RP1_PLL_SYS_PRI_PH*/ 100000000 | |
| /* RP1_CLK_SLOW_SYS */ 50000000 | |
| /* RP1_CLK_SDIO_TIMER*/ 1000000 | |
| /* RP1_CLK_SDIO_ALT_SRC*/ 200000000 | |
| /* RP1_CLK_ETH_TSU */ 50000000 | |
| >; | |
| }; | |
| }; | |
| }; |
Note this is for Kernel 6.12 only
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add
dtoverlay=rp1-300mhzin config.txt