Skip to content

Instantly share code, notes, and snippets.

View xoofx's full-sized avatar
🏠
Working from home

Alexandre Mutel xoofx

🏠
Working from home
View GitHub Profile
PREFIX=/prj/mono-bin
git clone https://github.com/mono/mono.git --recursive mono-m
cd mono-m
./autogen.sh --prefix=$PREFIX --enable-llvm && make -j10 && make install
PATH=$PREFIX/bin:$PATH
#now:
csc -o P.cs && mono --aot=llvm p.exe && mono p.exe
#or with additional llvm arguments for opt and llc:
@zingaburga
zingaburga / sve2.md
Last active January 19, 2025 10:33
ARM’s Scalable Vector Extensions: A Critical Look at SVE2 For Integer Workloads

ARM’s Scalable Vector Extensions: A Critical Look at SVE2 For Integer Workloads

Scalable Vector Extensions (SVE) is ARM’s latest SIMD extension to their instruction set, which was announced back in 2016. A follow-up SVE2 extension was announced in 2019, designed to incorporate all functionality from ARM’s current primary SIMD extension, NEON (aka ASIMD).

Despite being announced 5 years ago, there is currently no generally available CPU which supports any form of SVE (which excludes the [Fugaku supercomputer](https://www.fujitsu.com/global/about/innovation/