Created
March 10, 2025 01:18
-
-
Save yousaf465/75ec2ed2d4d980ef6ced351c2347b648 to your computer and use it in GitHub Desktop.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
[114111.693512] mtdblock: MTD device 'bootloader' is NAND, please co | |
nsider using UBI block devices instead. | |
[114132.613855] mtdblock: MTD device 'uenv' is NAND, please consider | |
using UBI block devices instead. | |
[114151.954301] mtdblock: MTD device 'kernel' is NAND, please consid | |
er using UBI block devices instead. | |
[114168.100582] mtdblock: MTD device 'rootfs' is NAND, please consid | |
er using UBI block devices instead. | |
[114184.616413] mtdblock: MTD device 'reserved_bmt' is NAND, please | |
consider using UBI block devices instead. | |
[114217.502822] mtdblock: MTD device 'reserved_bmt' is NAND, please | |
consider using UBI block devices instead. | |
[114261.562979] mtdblock: MTD device 'rootfs' is NAND, please consid | |
er using UBI block devices instead. | |
[114284.824754] mtdblock: MTD device 'rootfs' is NAND, please consid | |
er using UBI block devices instead. | |
Watchdog handover: fd[114289.163312] phy0.0-sta0: deauthenticating f | |
rom 40:b0:76:20:5d:fa by local choice (Reason: 3=DEAUTH_LEAVING) | |
=3 | |
- watchdog - | |
Watchdog does not have CARDRESET support | |
Mon Mar 10 00:59:44 GMT 2025 upgrade: Sending TERM to remaining proc | |
esses ... | |
Mon Mar 10 00:59:44 GMT 2025 upgrade: Sending signal TERM to wpa_sup | |
plicant (1449) | |
Mon Mar 10 00:59:44 GMT 2025 upgrade: Sending signal TERM to wpa_sup | |
plicant (1487) | |
Mon Mar 10 00:59:44 GMT 2025 upgrade: Sending signal TERM to netifd | |
(1513) | |
Mon Mar 10 00:59:45 GMT 2025 upgrade: Sending signal TERM to hostapd | |
(9542) | |
Mon Mar 10 00:59:45 GMT 2025 upgrade: Sending signal TERM to hostapd | |
(9543) | |
[114289.680111] br-lan: port 4(phy0.2-sta0) entered disabled state | |
[114289.719991] mt7996e 0000:01:00.0 phy0.2-sta0 (unregistering): le | |
ft allmulticast mode | |
[114289.727840] mt7996e 0000:01:00.0 phy0.2-sta0 (unregistering): le | |
ft promiscuous mode | |
[114289.735613] br-lan: port 4(phy0.2-sta0) entered disabled state | |
Mon Mar 10 00:59:49 GMT 2025 upgrade: Sending KILL to remaining proc | |
esses ... | |
Mon Mar 10 00:59:49 GMT 2025 upgrade: Sending signal KILL to netifd | |
(1513) | |
[114301.635680] stage2 (14333): drop_caches: 3 | |
Mon Mar 10 00:59:57 GMT 2025 upgrade: Switching to ramdisk... | |
Mon Mar 10 00:59:58 UTC 2025 upgrade: Performing system upgrade... | |
verifying sysupgrade tar file integrity | |
Unlocking kernel ... | |
Writing from <stdin> to kernel ... | |
[114303.447870] block ubiblock0_0: created from ubi0:0(rootfs) | |
Volume ID 0, size 58 LEBs (7364608 bytes, 7.0 MiB), LEB size 126976 | |
bytes (124.0 KiB), dynamic, name "rootfs", alignment 1 | |
Set volume size to 309694464 | |
Volume ID 3, size 2439 LEBs (309694464 bytes, 295.3 MiB), LEB size 1 | |
26976 bytes (124.0 KiB), dynamic, name "rootfs_data", alignment 1 | |
Unlocking kernel ... | |
Writing from <stdin> to kernel ... | |
sysupgrade successful | |
[114307.672372] reboot: Restarting system | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7c94 | |
pr_idac = 0x200 ,RO_FL_Out = 0x164f | |
pr_idac = 0x300 ,RO_FL_Out = 0xdccb | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8e1 | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa045 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e94 | |
pr_idac = 0x700 ,RO_FL_Out = 0x817d | |
pr_idac = 0x580 ,RO_FL_Out = 0x96ad | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b54 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9da3 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9ee2 | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x518 ,RO_FL_Out = 0x9e64 | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x514 ,RO_FL_Out = 0x9e8f | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x512 ,RO_FL_Out = 0x9ecc | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x511 ,RO_FL_Out = 0x9ed8 | |
cdr_pr_idac_tmp = 0x510 | |
sel_cdr_pr_idac = 0x510 | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
read: src=0x600000, len=0x1000000, dst=0x81800000 | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x818000e8 | |
Data Size: 3857252 Bytes = 3.7 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 8bc661f5 | |
Hash algo: sha1 | |
Hash value: 5e6d557e754bfda649a05e8aa9e9fce97b15b21f | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x81badd8c | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x81badd8c | |
Uncompressing Kernel Image ... LZMA: uncompress or overwrite erro | |
r 1 - must RESET board to recover | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7c5c | |
pr_idac = 0x200 ,RO_FL_Out = 0x15f2 | |
pr_idac = 0x300 ,RO_FL_Out = 0xdc72 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8d0 | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa04a | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e9e | |
pr_idac = 0x700 ,RO_FL_Out = 0x816d | |
pr_idac = 0x580 ,RO_FL_Out = 0x96c0 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b5e | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9db7 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9ed2 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9fa9 | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f23 | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9f11 | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9ef1 | |
cdr_pr_idac_tmp = 0x50f | |
sel_cdr_pr_idac = 0x50f | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
read: src=0x600000, len=0x1000000, dst=0x81800000 | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x818000e8 | |
Data Size: 3857252 Bytes = 3.7 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 8bc661f5 | |
Hash algo: sha1 | |
Hash value: 5e6d557e754bfda649a05e8aa9e9fce97b15b21f | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x81badd8c | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x81badd8c | |
Uncompressing Kernel Image ... LZMA: uncompress or overwrite erro | |
r 1 - must RESET board to recover | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf1 | |
MRW RK0 MR#6 = 0xc71 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7c4f | |
pr_idac = 0x200 ,RO_FL_Out = 0x1604 | |
pr_idac = 0x300 ,RO_FL_Out = 0xdc93 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8bb | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa022 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e86 | |
pr_idac = 0x700 ,RO_FL_Out = 0x8173 | |
pr_idac = 0x580 ,RO_FL_Out = 0x96a6 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b42 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9d9e | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9edb | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9fad | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f4b | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9f0f | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9f05 | |
cdr_pr_idac_tmp = 0x50f | |
sel_cdr_pr_idac = 0x50f | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
read: src=0x600000, len=0x1000000, dst=0x81800000 | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x818000e8 | |
Data Size: 3857252 Bytes = 3.7 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 8bc661f5 | |
Hash algo: sha1 | |
Hash value: 5e6d557e754bfda649a05e8aa9e9fce97b15b21f | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x81badd8c | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x81badd8c | |
Uncompressing Kernel Image ... LZMA: uncompress or overwrite erro | |
r 1 - must RESET board to recover | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf1 | |
MRW RK0 MR#6 = 0xc71 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7c88 | |
pr_idac = 0x200 ,RO_FL_Out = 0x1658 | |
pr_idac = 0x300 ,RO_FL_Out = 0xdcb9 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8c5 | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa038 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e9f | |
pr_idac = 0x700 ,RO_FL_Out = 0x8176 | |
pr_idac = 0x580 ,RO_FL_Out = 0x96ba | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b53 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9d90 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9edb | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9fa6 | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f39 | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9f05 | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9eec | |
cdr_pr_idac_tmp = 0x50f | |
sel_cdr_pr_idac = 0x50f | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
read: src=0x600000, len=0x1000000, dst=0x81800000 | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x818000e8 | |
Data Size: 3857252 Bytes = 3.7 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 8bc661f5 | |
Hash algo: sha1 | |
Hash value: 5e6d557e754bfda649a05e8aa9e9fce97b15b21f | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x81badd8c | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x81badd8c | |
Uncompressing Kernel Image ... LZMA: uncompress or overwrite erro | |
r 1 - must RESET board to recover | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7c4a | |
pr_idac = 0x200 ,RO_FL_Out = 0x15ef | |
pr_idac = 0x300 ,RO_FL_Out = 0xdc89 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8c0 | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa026 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e67 | |
pr_idac = 0x700 ,RO_FL_Out = 0x815a | |
pr_idac = 0x580 ,RO_FL_Out = 0x9692 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b38 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9d8e | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9ed0 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9f9f | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f2d | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9f29 | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9f01 | |
cdr_pr_idac_tmp = 0x50f | |
sel_cdr_pr_idac = 0x50f | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
read: src=0x600000, len=0x1000000, dst=0x81800000 | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x818000e8 | |
Data Size: 3857252 Bytes = 3.7 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 8bc661f5 | |
Hash algo: sha1 | |
Hash value: 5e6d557e754bfda649a05e8aa9e9fce97b15b21f | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x81badd8c | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x81badd8c | |
Uncompressing Kernel Image ... LZMA: uncompress or overwrite erro | |
r 1 - must RESET board to recover | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf1 | |
MRW RK0 MR#6 = 0xc71 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7c4c | |
pr_idac = 0x200 ,RO_FL_Out = 0x161c | |
pr_idac = 0x300 ,RO_FL_Out = 0xdc80 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8d2 | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0x9ffe | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e77 | |
pr_idac = 0x700 ,RO_FL_Out = 0x816f | |
pr_idac = 0x580 ,RO_FL_Out = 0x9699 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b3e | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9d6f | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9ed6 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9f87 | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f31 | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9f03 | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9f00 | |
cdr_pr_idac_tmp = 0x50f | |
sel_cdr_pr_idac = 0x50f | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
read: src=0x600000, len=0x1000000, dst=0x81800000 | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x818000e8 | |
Data Size: 3857252 Bytes = 3.7 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 8bc661f5 | |
Hash algo: sha1 | |
Hash value: 5e6d557e754bfda649a05e8aa9e9fce97b15b21f | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x81badd8c | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x81badd8c | |
Uncompressing Kernel Image ... LZMA: uncompress or overwrite erro | |
r 1 - must RESET board to recover | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7c4d | |
pr_idac = 0x200 ,RO_FL_Out = 0x1625 | |
pr_idac = 0x300 ,RO_FL_Out = 0xdc92 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8ca | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa023 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e87 | |
pr_idac = 0x700 ,RO_FL_Out = 0x8175 | |
pr_idac = 0x580 ,RO_FL_Out = 0x96af | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b4a | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9d93 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9eda | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9fa3 | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f44 | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9f1f | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9f13 | |
cdr_pr_idac_tmp = 0x50f | |
sel_cdr_pr_idac = 0x50f | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
read: src=0x600000, len=0x1000000, dst=0x81800000 | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x818000e8 | |
Data Size: 3857252 Bytes = 3.7 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 8bc661f5 | |
Hash algo: sha1 | |
Hash value: 5e6d557e754bfda649a05e8aa9e9fce97b15b21f | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x81badd8c | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x81badd8c | |
Uncompressing Kernel Image ... LZMA: uncompress or overwrite erro | |
r 1 - must RESET board to recover | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7c48 | |
pr_idac = 0x200 ,RO_FL_Out = 0x1611 | |
pr_idac = 0x300 ,RO_FL_Out = 0xdc81 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8c3 | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa02f | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e7f | |
pr_idac = 0x700 ,RO_FL_Out = 0x815a | |
pr_idac = 0x580 ,RO_FL_Out = 0x968f | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b4f | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9d90 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9ebd | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9f86 | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f3b | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9f13 | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9efb | |
cdr_pr_idac_tmp = 0x50f | |
sel_cdr_pr_idac = 0x50f | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
read: src=0x600000, len=0x1000000, dst=0x81800000 | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x818000e8 | |
Data Size: 3857252 Bytes = 3.7 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 8bc661f5 | |
Hash algo: sha1 | |
Hash value: 5e6d557e754bfda649a05e8aa9e9fce97b15b21f | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x81badd8c | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x81badd8c | |
Uncompressing Kernel Image ... LZMA: uncompress or overwrite erro | |
r 1 - must RESET board to recover | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7c42 | |
pr_idac = 0x200 ,RO_FL_Out = 0x15ef | |
pr_idac = 0x300 ,RO_FL_Out = 0xdc93 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8cc | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa01e | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e8d | |
pr_idac = 0x700 ,RO_FL_Out = 0x816b | |
pr_idac = 0x580 ,RO_FL_Out = 0x96bd | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b50 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9d9f | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9ecf | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9fa5 | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f48 | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9f08 | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9eec | |
cdr_pr_idac_tmp = 0x50f | |
sel_cdr_pr_idac = 0x50f | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
read: src=0x600000, len=0x1000000, dst=0x81800000 | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x818000e8 | |
Data Size: 3857252 Bytes = 3.7 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 8bc661f5 | |
Hash algo: sha1 | |
Hash value: 5e6d557e754bfda649a05e8aa9e9fce97b15b21f | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x81badd8c | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x81badd8c | |
Uncompressing Kernel Image ... LZMA: uncompress or overwrite erro | |
r 1 - must RESET board to recover | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1000) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7c39 | |
pr_idac = 0x200 ,RO_FL_Out = 0x1601 | |
pr_idac = 0x300 ,RO_FL_Out = 0xdc56 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8a1 | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa008 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e76 | |
pr_idac = 0x700 ,RO_FL_Out = 0x815d | |
pr_idac = 0x580 ,RO_FL_Out = 0x96ab | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b4e | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9d98 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9ed7 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9f82 | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f20 | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9f0b | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9ed5 | |
cdr_pr_idac_tmp = 0x50e | |
sel_cdr_pr_idac = 0x50e | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
ECNT> tftpboot 0x89000000 openwrt-airoha-an7581-gemtek_w1700k-initra | |
mfs-uImage.itb | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T | |
Abort | |
ECNT> reset | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7cb2 | |
pr_idac = 0x200 ,RO_FL_Out = 0x165f | |
pr_idac = 0x300 ,RO_FL_Out = 0xdca4 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8c6 | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa029 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e77 | |
pr_idac = 0x700 ,RO_FL_Out = 0x815f | |
pr_idac = 0x580 ,RO_FL_Out = 0x9685 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b52 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9d91 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9ede | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9fa6 | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f44 | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9f1c | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9f05 | |
cdr_pr_idac_tmp = 0x50f | |
sel_cdr_pr_idac = 0x50f | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
ECNT> tftpboot 0x89000000 openwrt-airoha-an7581-gemtek_w1700k-initra | |
mfs-uImage.itb | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T T T T | |
Abort | |
ECNT> reset | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7cc4 | |
pr_idac = 0x200 ,RO_FL_Out = 0x163e | |
pr_idac = 0x300 ,RO_FL_Out = 0xdcb1 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8cd | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa010 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e80 | |
pr_idac = 0x700 ,RO_FL_Out = 0x815b | |
pr_idac = 0x580 ,RO_FL_Out = 0x969b | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b33 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9d9a | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9eee | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x518 ,RO_FL_Out = 0x9e5c | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x514 ,RO_FL_Out = 0x9eaa | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x512 ,RO_FL_Out = 0x9ecb | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x511 ,RO_FL_Out = 0x9ee6 | |
cdr_pr_idac_tmp = 0x511 | |
sel_cdr_pr_idac = 0x511 | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
ECNT> tftpboot 0x89000000 openwrt-airoha-an7581-gemtek_w1700k-initra | |
mfs-uImage.itb | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T T T T | |
Abort | |
ECNT> reset | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7cf0 | |
pr_idac = 0x200 ,RO_FL_Out = 0x1654 | |
pr_idac = 0x300 ,RO_FL_Out = 0xdca7 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8de | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa037 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e81 | |
pr_idac = 0x700 ,RO_FL_Out = 0x8168 | |
pr_idac = 0x580 ,RO_FL_Out = 0x96ac | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b48 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9d9e | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9eda | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9f93 | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f32 | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9f0f | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9f09 | |
cdr_pr_idac_tmp = 0x50f | |
sel_cdr_pr_idac = 0x50f | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
ECNT> tftpboot 0x89000000 openwrt-airoha-an7581-gemtek_w1700k-initra | |
mfs-uImage.itb | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T T T T | |
Abort | |
ECNT> tftpboot 0x89000000 openwrt-airoha-an7581-gemtek_w1700k-initra | |
mfs-uImage.itb | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: #T T #T T #T T T #T T #T | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: #T T #T T T #T T #T T #T | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: #T T #T T T #T T #T T #T | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T #T T #T T T #T T #T T # | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T #T #T T T #T T T T T | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T #T T #T T T T T T #T | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T #T There is no data available in IRQ queue. irq value:fff | |
fffff, irq ptr:ffec6420 TIMEs:2 | |
There is no data available in IRQ queue. irq value:ffffffff, irq ptr | |
:ffec6420 TIMEs:1 | |
There is no data available in IRQ queue. irq value:ffffffff, irq ptr | |
:ffec6420 TIMEs:0 | |
#T T T #T T #T T #T | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T #T T #T T T #T T #T T | |
#Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T #T T #T T T #T T #T T | |
Retry count exceeded; starting a#gain | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T #T T T T T T T #T T | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T #T T T #T T #T T T #T | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: #T T #T T T #The content of the TX DSCP_INFO(ffec5800) is i | |
ncorrect. ENTRY_LEN:16, HEAD_IDX:20, IRQ_VALUE:80000007. | |
The content of the TX DSCP_INFO(ffec5820) is incorrect. ENTRY_LEN:16 | |
, HEAD_IDX:20, IRQ_VALUE:80000008. | |
The content of the TX DSCP_INFO(ffec5840) is incorrect. ENTRY_LEN:16 | |
, HEAD_IDX:20, IRQ_VALUE:80000009. | |
The content of the TX DSCP_INFO(ffec5860) is incorrect. ENTRY_LEN:16 | |
, HEAD_IDX:20, IRQ_VALUE:8000000a. | |
The content of the TX DSCP_INFO(ffec5880) is incorrect. ENTRY_LEN:16 | |
, HEAD_IDX:20, IRQ_VALUE:8000000b. | |
The content of the TX DSCP_INFO(ffec58a0) is incorrect. ENTRY_LEN:16 | |
, HEAD_IDX:20, IRQ_VALUE:8000000c. | |
The content of the TX DSCP_INFO(ffec58c0) is incorrect. ENTRY_LEN:16 | |
, HEAD_IDX:20, IRQ_VALUE:8000000d. | |
The content of the TX DSCP_INFO(ffec58e0) is incorrect. ENTRY_LEN:16 | |
, HEAD_IDX:20, IRQ_VALUE:8000000e. | |
The content of the TX DSCP_INFO(ffec5900) is incorrect. ENTRY_LEN:16 | |
, HEAD_IDX:20, IRQ_VALUE:8000000f. | |
The content of the TX DSCP_INFO(ffec5720) is incorrect. ENTRY_LEN:16 | |
, HEAD_IDX:20, IRQ_VALUE:80000000. | |
The content of the TX DSCP_INFO(ffec5740) is incorrect. ENTRY_LEN:16 | |
, HEAD_IDX:20, IRQ_VALUE:80000001. | |
The content of the TX DSCP_INFO(ffec5760) is incorrect. ENTRY_LEN:16 | |
, HEAD_IDX:20, IRQ_VALUE:80000002. | |
The content of the TX DSCP_INFO(ffec5780) is incorrect. ENTRY_LEN:16 | |
, HEAD_IDX:20, IRQ_VALUE:80000003. | |
The content of the TX DSCP_INFO(ffec57a0) is incorrect. ENTRY_LEN:16 | |
, HEAD_IDX:20, IRQ_VALUE:80000004. | |
T T #T T #T | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T #T T #T T T #T T #T T # | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: * | |
TFTP error: First block is not block 1 (42) | |
Starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T | |
TFTP error: First block is not block 1 (30) | |
Starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T #T #T T T T T T T T | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T #T #T T T T T #T T #T | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T #T #T T T #T T #T T T # | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T #T T #T T #T T #T T T # | |
Retry count exceeded; starting again | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T | |
TFTP error: First block is not block 1 (43) | |
Starting again | |
Abort | |
ECNT> reset | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7d17 | |
pr_idac = 0x200 ,RO_FL_Out = 0x166a | |
pr_idac = 0x300 ,RO_FL_Out = 0xdca0 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8c9 | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa023 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e85 | |
pr_idac = 0x700 ,RO_FL_Out = 0x8166 | |
pr_idac = 0x580 ,RO_FL_Out = 0x96b0 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b65 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9da7 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9ef3 | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x518 ,RO_FL_Out = 0x9e65 | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x514 ,RO_FL_Out = 0x9ea8 | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x512 ,RO_FL_Out = 0x9ec9 | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x511 ,RO_FL_Out = 0x9edb | |
cdr_pr_idac_tmp = 0x510 | |
sel_cdr_pr_idac = 0x510 | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
ECNT> tftpboot 0x89000000 openwrt-airoha-an7581-gemtek_w1700k-initra | |
mfs-uImage.itb | |
Using ecnt_eth device | |
TFTP from server 192.168.0.205; our IP address is 192.168.0.1 | |
Filenam | |
e 'openwrt-airoha-an7581-gemtek_w1700k-initramfs-uImage.itb'. | |
Load ad | |
dress: 0x89000000 | |
Loading: T ######################################################### | |
######## | |
########################################################### | |
###### | |
########################################################### | |
###### | |
########################################################### | |
###### | |
########################################################### | |
###### | |
########################################################### | |
###### | |
########################################################### | |
###### | |
########################################################### | |
###### | |
########################################################### | |
###### | |
########################################################### | |
###### | |
########################################################### | |
###### | |
############################ | |
458 KiB/s | |
done | |
Bytes transferred = 10904748 (a664ac hex) | |
get filesize 0xa664ac | |
ECNT> bootm | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 89000000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x890000e8 | |
Data Size: 10886064 Bytes = 10.4 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 801bbb43 | |
Hash algo: sha1 | |
Hash value: ac82b04227f3318f909c3e925c9206370a33dbea | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 89000000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x89a61dd8 | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x89a61dd8 | |
Uncompressing Kernel Image ... OK | |
reserving fdt memory region: addr=80000000 size=200000 | |
Loading Device Tree to 00000000abff8000, end 00000000abfff18c ... | |
OK | |
Starting kernel ... | |
[ 0.000000] Booting Linux on physical CPU 0x0000000000 [0x410fd03 | |
4] | |
[ 0.000000] Linux version 6.6.80 (alamarche@dev) (aarch64-openwrt | |
-linux-musl-gcc (OpenWrt GCC 13.3.0 r28775-13e420d52f) 13.3.0, GNU l | |
d (GNU Binutils) 2.42) #0 SMP Wed Mar 5 16:05:13 2025 | |
[ 0.000000] Machine model: Gemtek W1700K | |
[ 0.000000] earlycon: ns16550 at MMIO32 0x000000001fbf0000 (optio | |
ns '115200n8') | |
[ 0.000000] printk: bootconsole [ns16550] enabled | |
[ 0.000000] OF: reserved mem: 0x0000000084000000..0x00000000849ff | |
fff (10240 KiB) nomap non-reusable npu-binary@84000000 | |
[ 0.000000] OF: reserved mem: 0x0000000084b00000..0x0000000084bff | |
fff (1024 KiB) nomap non-reusable npu-flag@84b0000 | |
[ 0.000000] OF: reserved mem: 0x0000000085000000..0x00000000869ff | |
fff (26624 KiB) nomap non-reusable npu-pkt@85000000 | |
[ 0.000000] OF: reserved mem: 0x0000000086b00000..0x0000000086bff | |
fff (1024 KiB) nomap non-reusable npu-phyaddr@86b00000 | |
[ 0.000000] OF: reserved mem: 0x0000000086d00000..0x0000000086dff | |
fff (1024 KiB) nomap non-reusable npu-rxdesc@86d00000 | |
[ 0.000000] Zone ranges: | |
[ 0.000000] DMA [mem 0x0000000080200000-0x000000009fffffff | |
] | |
[ 0.000000] DMA32 empty | |
[ 0.000000] Normal empty | |
[ 0.000000] Movable zone start for each node | |
[ 0.000000] Early memory node ranges | |
[ 0.000000] node 0: [mem 0x0000000080200000-0x0000000083fffff | |
f] | |
[ 0.000000] node 0: [mem 0x0000000084000000-0x00000000849ffff | |
f] | |
[ 0.000000] node 0: [mem 0x0000000084a00000-0x0000000084affff | |
f] | |
[ 0.000000] node 0: [mem 0x0000000084b00000-0x0000000084bffff | |
f] | |
[ 0.000000] node 0: [mem 0x0000000084c00000-0x0000000084fffff | |
f] | |
[ 0.000000] node 0: [mem 0x0000000085000000-0x00000000869ffff | |
f] | |
[ 0.000000] node 0: [mem 0x0000000086a00000-0x0000000086affff | |
f] | |
[ 0.000000] node 0: [mem 0x0000000086b00000-0x0000000086bffff | |
f] | |
[ 0.000000] node 0: [mem 0x0000000086c00000-0x0000000086cffff | |
f] | |
[ 0.000000] node 0: [mem 0x0000000086d00000-0x0000000086dffff | |
f] | |
[ 0.000000] node 0: [mem 0x0000000086e00000-0x000000009ffffff | |
f] | |
[ 0.000000] Initmem setup node 0 [mem 0x0000000080200000-0x000000 | |
009fffffff] | |
[ 0.000000] On node 0, zone DMA: 512 pages in unavailable ranges | |
[ 0.000000] psci: probing for conduit method from DT. | |
[ 0.000000] psci: PSCIv1.1 detected in firmware. | |
[ 0.000000] psci: Using standard PSCI v0.2 function IDs | |
[ 0.000000] psci: MIGRATE_INFO_TYPE not supported. | |
[ 0.000000] psci: SMC Calling Convention v1.2 | |
[ 0.000000] percpu: Embedded 18 pages/cpu s34856 r8192 d30680 u73 | |
728 | |
[ 0.000000] Detected VIPT I-cache on CPU0 | |
[ 0.000000] CPU features: detected: GIC system register CPU inter | |
face | |
[ 0.000000] CPU features: kernel page table isolation disabled by | |
kernel configuration | |
[ 0.000000] alternatives: applying boot alternatives | |
[ 0.000000] Kernel command line: console=ttyS0,115200 earlycon | |
[ 0.000000] Dentry cache hash table entries: 65536 (order: 7, 524 | |
288 bytes, linear) | |
[ 0.000000] Inode-cache hash table entries: 32768 (order: 6, 2621 | |
44 bytes, linear) | |
[ 0.000000] Built 1 zonelists, mobility grouping on. Total pages | |
: 128520 | |
[ 0.000000] mem auto-init: stack:off, heap alloc:off, heap free:o | |
ff | |
[ 0.000000] software IO TLB: SWIOTLB bounce buffer size adjusted | |
to 0MB | |
[ 0.000000] software IO TLB: area num 4. | |
[ 0.000000] software IO TLB: SWIOTLB bounce buffer size roundup t | |
o 1MB | |
[ 0.000000] software IO TLB: mapped [mem 0x000000009f4c0000-0x000 | |
000009f5c0000] (1MB) | |
[ 0.000000] Memory: 438036K/522240K available (7936K kernel code, | |
834K rwdata, 2116K rodata, 21568K init, 290K bss, 84204K reserved, | |
0K cma-reserved) | |
[ 0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, No | |
des=1 | |
[ 0.000000] rcu: Hierarchical RCU implementation. | |
[ 0.000000] Tracing variant of Tasks RCU enabled. | |
[ 0.000000] rcu: RCU calculated value of scheduler-enlistment del | |
ay is 10 jiffies. | |
[ 0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0 | |
[ 0.000000] GICv3: GIC: Using split EOI/Deactivate mode | |
[ 0.000000] GICv3: 256 SPIs implemented | |
[ 0.000000] GICv3: 0 Extended SPIs implemented | |
[ 0.000000] Root IRQ handler: gic_handle_irq | |
[ 0.000000] GICv3: GICv3 features: 16 PPIs | |
[ 0.000000] GICv3: CPU0: found redistributor 0 region 0:0x0000000 | |
009080000 | |
[ 0.000000] rcu: srcu_init: Setting srcu_struct sizes based on co | |
ntention. | |
[ 0.000000] arch_timer: cp15 timer(s) running at 25.00MHz (phys). | |
[ 0.000000] clocksource: arch_sys_counter: mask: 0xffffffffffffff | |
max_cycles: 0x5c40939b5, max_idle_ns: 440795202646 ns | |
[ 0.000000] sched_clock: 56 bits at 25MHz, resolution 40ns, wraps | |
every 4398046511100ns | |
[ 0.008915] Calibrating delay loop (skipped), value calculated us | |
ing timer frequency.. 50.00 BogoMIPS (lpj=250000) | |
[ 0.020290] pid_max: default: 32768 minimum: 301 | |
[ 0.028715] Mount-cache hash table entries: 1024 (order: 1, 8192 | |
bytes, linear) | |
[ 0.036751] Mountpoint-cache hash table entries: 1024 (order: 1, | |
8192 bytes, linear) | |
[ 0.048314] RCU Tasks Trace: Setting shift to 2 and lim to 1 rcu_ | |
task_cb_adjust=1 rcu_task_cpu_ids=4. | |
[ 0.058635] rcu: Hierarchical SRCU implementation. | |
[ 0.063895] rcu: Max phase no-delay instances is 1000. | |
[ 0.070154] smp: Bringing up secondary CPUs ... | |
[ 0.075521] Detected VIPT I-cache on CPU1 | |
[ 0.075584] GICv3: CPU1: found redistributor 1 region 0:0x0000000 | |
0090a0000 | |
[ 0.075617] CPU1: Booted secondary processor 0x0000000001 [0x410f | |
d034] | |
[ 0.076069] Detected VIPT I-cache on CPU2 | |
[ 0.076120] GICv3: CPU2: found redistributor 2 region 0:0x0000000 | |
0090c0000 | |
[ 0.076145] CPU2: Booted secondary processor 0x0000000002 [0x410f | |
d034] | |
[ 0.076597] Detected VIPT I-cache on CPU3 | |
[ 0.076651] GICv3: CPU3: found redistributor 3 region 0:0x0000000 | |
0090e0000 | |
[ 0.076676] CPU3: Booted secondary processor 0x0000000003 [0x410f | |
d034] | |
[ 0.076737] smp: Brought up 1 node, 4 CPUs | |
[ 0.138566] SMP: Total of 4 processors activated. | |
[ 0.143723] CPU features: detected: 32-bit EL0 Support | |
[ 0.149360] CPU features: detected: CRC32 instructions | |
[ 0.155044] CPU features: emulated: Privileged Access Never (PAN) | |
using TTBR0_EL1 switching | |
[ 0.164230] CPU: All CPU(s) started at EL2 | |
[ 0.168721] alternatives: applying system-wide alternatives | |
[ 0.179081] clocksource: jiffies: mask: 0xffffffff max_cycles: 0x | |
ffffffff, max_idle_ns: 19112604462750000 ns | |
[ 0.189913] futex hash table entries: 1024 (order: 4, 65536 bytes | |
, linear) | |
[ 0.198649] pinctrl core: initialized pinctrl subsystem | |
[ 0.205513] NET: Registered PF_NETLINK/PF_ROUTE protocol family | |
[ 0.212409] DMA: preallocated 128 KiB GFP_KERNEL pool for atomic | |
allocations | |
[ 0.220198] DMA: preallocated 128 KiB GFP_KERNEL|GFP_DMA pool for | |
atomic allocations | |
[ 0.228723] DMA: preallocated 128 KiB GFP_KERNEL|GFP_DMA32 pool f | |
or atomic allocations | |
[ 0.237658] thermal_sys: Registered thermal governor 'step_wise' | |
[ 0.237721] ASID allocator initialised with 65536 entries | |
[ 0.252010] /soc/interrupt-controller@9000000: Fixed dependency c | |
ycle(s) with /soc/interrupt-controller@9000000 | |
[ 0.265569] Modules: 24544 pages in range for non-PLT usage | |
[ 0.265581] Modules: 516064 pages in range for PLT usage | |
[ 0.275975] clocksource: Switched to clocksource arch_sys_counter | |
[ 0.291197] NET: Registered PF_INET protocol family | |
[ 0.296680] IP idents hash table entries: 8192 (order: 4, 65536 b | |
ytes, linear) | |
[ 0.306345] tcp_listen_portaddr_hash hash table entries: 256 (ord | |
er: 0, 4096 bytes, linear) | |
[ 0.315535] Table-perturb hash table entries: 65536 (order: 6, 26 | |
2144 bytes, linear) | |
[ 0.324053] TCP established hash table entries: 4096 (order: 3, 3 | |
2768 bytes, linear) | |
[ 0.332602] TCP bind hash table entries: 4096 (order: 5, 131072 b | |
ytes, linear) | |
[ 0.340653] TCP: Hash tables configured (established 4096 bind 40 | |
96) | |
[ 0.348006] MPTCP token hash table entries: 512 (order: 1, 12288 | |
bytes, linear) | |
[ 0.356176] UDP hash table entries: 256 (order: 1, 8192 bytes, li | |
near) | |
[ 0.363350] UDP-Lite hash table entries: 256 (order: 1, 8192 byte | |
s, linear) | |
[ 0.371235] NET: Registered PF_UNIX/PF_LOCAL protocol family | |
[ 0.377499] PCI: CLS 0 bytes, default 64 | |
[ 0.407412] workingset: timestamp_bits=46 max_order=17 bucket_ord | |
er=0 | |
[ 0.420852] squashfs: version 4.0 (2009/01/31) Phillip Lougher | |
[ 0.427297] jffs2: version 2.2 (NAND) (SUMMARY) (LZMA) (RTIME) (C | |
MODE_PRIORITY) (c) 2001-2006 Red Hat, Inc. | |
[ 0.475828] mtk-pcie-gen3 1fc00000.pcie: host bridge /soc/pcie@1f | |
c00000 ranges: | |
[ 0.483936] mtk-pcie-gen3 1fc00000.pcie: MEM 0x0020000000..0 | |
x0023ffffff -> 0x0020000000 | |
[ 1.856351] mtk-pcie-gen3 1fc00000.pcie: PCI host bridge to bus 0 | |
000:00 | |
[ 1.863622] pci_bus 0000:00: root bus resource [bus 00-ff] | |
[ 1.869674] pci_bus 0000:00: root bus resource [mem 0x20000000-0x | |
23ffffff] | |
[ 1.877275] pci 0000:00:00.0: [14c3:6899] type 01 class 0x060400 | |
[ 1.883878] pci 0000:00:00.0: reg 0x10: [mem 0x00000000-0x00007ff | |
f 64bit] | |
[ 1.891380] pci 0000:00:00.0: PME# supported from D0 D3hot D3cold | |
[ 1.899180] pci 0000:00:00.0: bridge configuration invalid ([bus | |
00-00]), reconfiguring | |
[ 1.908143] pci 0000:01:00.0: [14c3:7990] type 00 class 0x028000 | |
[ 1.914762] pci 0000:01:00.0: reg 0x10: [mem 0x00000000-0x001ffff | |
f 64bit pref] | |
[ 1.922720] pci 0000:01:00.0: reg 0x18: [mem 0x00000000-0x00007ff | |
f 64bit] | |
[ 1.930269] pci 0000:01:00.0: PME# supported from D0 D3hot D3cold | |
[ 1.937001] pci 0000:01:00.0: 7.876 Gb/s available PCIe bandwidth | |
, limited by 8.0 GT/s PCIe x1 link at 0000:00:00.0 (capable of 15.75 | |
2 Gb/s with 8.0 GT/s PCIe x2 link) | |
[ 1.976013] pci_bus 0000:01: busn_res: [bus 01-ff] end is updated | |
to 01 | |
[ 1.983307] pci 0000:00:00.0: BAR 9: assigned [mem 0x20000000-0x2 | |
01fffff 64bit pref] | |
[ 1.991828] pci 0000:00:00.0: BAR 8: assigned [mem 0x20200000-0x2 | |
02fffff] | |
[ 1.999286] pci 0000:00:00.0: BAR 0: assigned [mem 0x20300000-0x2 | |
0307fff 64bit] | |
[ 2.007330] pci 0000:01:00.0: BAR 0: assigned [mem 0x20000000-0x2 | |
01fffff 64bit pref] | |
[ 2.015838] pci 0000:01:00.0: BAR 2: assigned [mem 0x20200000-0x2 | |
0207fff 64bit] | |
[ 2.023873] pci 0000:00:00.0: PCI bridge to [bus 01] | |
[ 2.029327] pci 0000:00:00.0: bridge window [mem 0x20200000-0x2 | |
02fffff] | |
[ 2.036783] pci 0000:00:00.0: bridge window [mem 0x20000000-0x2 | |
01fffff 64bit pref] | |
[ 2.045423] pcieport 0000:00:00.0: enabling device (0000 -> 0002) | |
[ 2.053725] pcieport 0000:00:00.0: PME: Signaling with IRQ 17 | |
[ 2.060405] pcieport 0000:00:00.0: AER: enabled with IRQ 17 | |
[ 2.067877] Serial: 8250/16550 driver, 5 ports, IRQ sharing enabl | |
ed | |
[ 2.075802] printk: console [ttyS0] disabled | |
[ 2.080879] 1fbf0000.serial: ttyS0 at MMIO 0x1fbf0000 (irq = 18, | |
base_baud = 115200) is a 16550 | |
[ 2.090482] printk: console [ttyS0] enabled | |
[ 2.090482] printk: console [ttyS0] enabled | |
[ 2.099274] printk: bootconsole [ns16550] disabled | |
[ 2.099274] printk: bootconsole [ns16550] disabled | |
[ 2.110942] random: crng init done | |
[ 2.115364] spi-nand spi0.0: Winbond SPI NAND was found. | |
[ 2.120747] spi-nand spi0.0: 512 MiB, block size: 128 KiB, page s | |
ize: 2048, OOB size: 128 | |
[ 2.134118] 6 fixed-partitions partitions found on MTD device spi | |
0.0 | |
[ 2.140545] OF: Bad cell count for /soc/spi@1fa10000/nand@0/parti | |
tions | |
[ 2.147117] OF: Bad cell count for /soc/spi@1fa10000/nand@0/parti | |
tions | |
[ 2.153825] Creating 6 MTD partitions on "spi0.0": | |
[ 2.158659] 0x000000000000-0x000000200000 : "bootloader" | |
[ 2.168539] 0x000000200000-0x000000400000 : "uenv" | |
[ 2.178316] 0x000000400000-0x000000600000 : "dsd" | |
[ 2.187352] OF: Bad cell count for /soc/spi@1fa10000/nand@0/parti | |
tions | |
[ 2.194201] OF: Bad cell count for /soc/spi@1fa10000/nand@0/parti | |
tions | |
[ 2.200958] 0x000000600000-0x000001600000 : "kernel" | |
[ 2.238857] 0x000001600000-0x00001fe00000 : "rootfs" | |
[ 3.238689] ubi0: attaching mtd4 | |
[ 5.185497] ubi0: scanning is finished | |
[ 5.199631] ubi0: attached mtd4 (name "rootfs", size 488 MiB) | |
[ 5.205409] ubi0: PEB size: 131072 bytes (128 KiB), LEB size: 126 | |
976 bytes | |
[ 5.212303] ubi0: min./max. I/O unit sizes: 2048/2048, sub-page s | |
ize 2048 | |
[ 5.219108] ubi0: VID header offset: 2048 (aligned 2048), data of | |
fset: 4096 | |
[ 5.226071] ubi0: good PEBs: 3904, bad PEBs: 0, corrupted PEBs: 0 | |
[ 5.232159] ubi0: user volume: 4, internal volumes: 1, max. volum | |
es count: 128 | |
[ 5.239377] ubi0: max/mean erase counter: 5/2, WL threshold: 4096 | |
, image sequence number: 3813240147 | |
[ 5.248509] ubi0: available PEBs: 0, total reserved PEBs: 3904, P | |
EBs reserved for bad PEB handling: 80 | |
[ 5.257825] ubi0: background thread "ubi_bgt0d" started, PID 172 | |
[ 5.258596] block ubiblock0_0: created from ubi0:0(rootfs) | |
[ 5.269347] ubiblock: device ubiblock0_0 (rootfs) set to be root | |
filesystem | |
[ 5.279515] mtdsplit: no squashfs found in "rootfs" | |
[ 5.284422] 0x00001fe00000-0x000020000000 : "reserved_bmt" | |
[ 5.456707] SMCCC: SOC_ID: ARCH_SOC_ID not implemented, skipping | |
.... | |
[ 5.732173] NET: Registered PF_INET6 protocol family | |
[ 5.737913] Segment Routing with IPv6 | |
[ 5.741610] In-situ OAM (IOAM) with IPv6 | |
[ 5.745578] NET: Registered PF_PACKET protocol family | |
[ 5.750792] 8021q: 802.1Q VLAN Support v1.8 | |
[ 5.880588] mt7530-mmio 1fb58000.switch: configuring for fixed/in | |
ternal link mode | |
[ 5.888250] mt7530-mmio 1fb58000.switch: Link is Up - 10Gbps/Full | |
- flow control rx/tx | |
[ 5.891484] mt7530-mmio 1fb58000.switch lan1 (uninitialized): PHY | |
[mt7530-0:09] driver [Generic PHY] (irq=POLL) | |
[ 5.908126] mt7530-mmio 1fb58000.switch lan2 (uninitialized): PHY | |
[mt7530-0:0a] driver [Generic PHY] (irq=POLL) | |
[ 5.919085] airoha_eth 1fb50000.ethernet eth0: entered promiscuou | |
s mode | |
[ 5.925773] DSA: tree 0 setup | |
[ 5.929507] clk: Disabling unused clocks | |
[ 5.940858] Freeing unused kernel memory: 21568K | |
[ 5.945577] Run /init as init process | |
[ 6.135612] init: Console is alive | |
[ 6.139239] init: - watchdog - | |
[ 6.147219] kmodloader: loading kernel modules from /etc/modules- | |
boot.d/* | |
[ 6.154667] gpio_button_hotplug: loading out-of-tree module taint | |
s kernel. | |
[ 6.164105] kmodloader: done loading kernel modules from /etc/mod | |
ules-boot.d/* | |
[ 6.173116] init: - preinit - | |
[ 6.279203] mt7530-mmio 1fb58000.switch lan1: configuring for phy | |
/internal link mode | |
Press the [f] key and hit [enter] to enter failsafe mode | |
Press the [1], [2], [3] or [4] key and hit [enter] to select the deb | |
ug level | |
[ 10.357945] procd: - early - | |
[ 10.360909] procd: - watchdog - | |
[ 10.887390] procd: - watchdog - | |
[ 10.890721] procd: - ubus - | |
[ 10.945205] procd: - init - | |
Please press Enter to activate this console. | |
[ 11.121267] kmodloader: loading kernel modules from /etc/modules. | |
d/* | |
[ 11.132167] i2c_dev: i2c /dev entries driver | |
[ 11.138125] i2c-mt7621 1fbf8000.i2c0: clock 100 kHz | |
[ 11.144541] Loading modules backported from Linux version v6.12.6 | |
-0-ge9d65b48ce1a | |
[ 11.152064] Backport generated by backports.git v6.1.110-1-35-g41 | |
0656ef04d2 | |
[ 11.192768] mt7996e 0000:01:00.0: enabling device (0000 -> 0002) | |
[ 11.316732] mt7996e 0000:01:00.0: HW/SW Version: 0x8a108a10, Buil | |
d Time: 20240809121758a | |
[ 11.316732] | |
[ 11.340260] mt7996e 0000:01:00.0: WM Firmware Version: ____000000 | |
, Build Time: 20240809121753 | |
[ 11.379850] mt7996e 0000:01:00.0: DSP Firmware Version: ____00000 | |
0, Build Time: 20240809121650 | |
[ 11.384505] urngd: v1.0.2 started. | |
[ 11.398346] mt7996e 0000:01:00.0: WA Firmware Version: ____000000 | |
, Build Time: 20240809121718 | |
[ 11.656940] mt7996e 0000:01:00.0: eeprom load fail, use default b | |
in | |
[ 11.692631] PPP generic driver version 2.4.2 | |
[ 11.698019] NET: Registered PF_PPPOX protocol family | |
[ 11.706352] kmodloader: done loading kernel modules from /etc/mod | |
ules.d/* | |
[ 18.472401] mt7530-mmio 1fb58000.switch lan1: configuring for phy | |
/internal link mode | |
[ 18.481524] br-lan: port 1(lan1) entered blocking state | |
[ 18.486830] br-lan: port 1(lan1) entered disabled state | |
[ 18.492102] mt7530-mmio 1fb58000.switch lan1: entered allmulticas | |
t mode | |
[ 18.498804] airoha_eth 1fb50000.ethernet eth0: entered allmultica | |
st mode | |
[ 18.505809] mt7530-mmio 1fb58000.switch lan1: entered promiscuous | |
mode | |
[ 18.521607] mt7530-mmio 1fb58000.switch lan2: configuring for phy | |
/internal link mode | |
[ 18.530785] br-lan: port 2(lan2) entered blocking state | |
[ 18.536063] br-lan: port 2(lan2) entered disabled state | |
[ 18.541341] mt7530-mmio 1fb58000.switch lan2: entered allmulticas | |
t mode | |
[ 18.548336] mt7530-mmio 1fb58000.switch lan2: entered promiscuous | |
mode | |
[ 22.616772] mt7530-mmio 1fb58000.switch lan1: Link is Up - 1Gbps/ | |
Full - flow control rx/tx | |
[ 22.625085] br-lan: port 1(lan1) entered blocking state | |
[ 22.630331] br-lan: port 1(lan1) entered forwarding state | |
Watchdog handover: fd=3 | |
- watchdog - | |
Watchdog does not have CARDRESET support | |
Thu Jan 1 00:01:41 GMT 1970 upgrade: Sending TERM to remaining proc | |
esses ... | |
Thu Jan 1 00:01:41 GMT 1970 upgrade: Sending signal TERM to netifd | |
(1516) | |
Thu Jan 1 00:01:46 GMT 1970 upgrade: Sending KILL to remaining proc | |
esses ... | |
Thu Jan 1 00:01:46 GMT 1970 upgrade: Sending signal KILL to netifd | |
(1516) | |
[ 114.276545] stage2 (2945): drop_caches: 3 | |
Thu Jan 1 00:01:54 GMT 1970 upgrade: Switching to ramdisk... | |
Thu Jan 1 00:01:55 UTC 1970 upgrade: Performing system upgrade... | |
verifying sysupgrade tar file integrity | |
Unlocking kernel ... | |
Writing from <stdin> to kernel ... | |
[ 115.956275] block ubiblock0_0: released | |
[ 116.229405] block ubiblock0_0: created from ubi0:0(rootfs) | |
Volume ID 0, size 58 LEBs (7364608 bytes, 7.0 MiB), LEB size 126976 | |
bytes (124.0 KiB), dynamic, name "rootfs", alignment 1 | |
Set volume size to 309694464 | |
Volume ID 3, size 2439 LEBs (309694464 bytes, 295.3 MiB), LEB size 1 | |
26976 bytes (124.0 KiB), dynamic, name "rootfs_data", alignment 1 | |
Unlocking kernel ... | |
Writing from <stdin> to kernel ... | |
sysupgrade successful | |
umount: can't unmount /dev: Resource busy | |
umount: can't unmount /tmp: Resource busy | |
[ 120.457849] reboot: Restarting system | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf1 | |
MRW RK0 MR#6 = 0xc71 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7c44 | |
pr_idac = 0x200 ,RO_FL_Out = 0x160a | |
pr_idac = 0x300 ,RO_FL_Out = 0xdc5d | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb89b | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0x9fe5 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e69 | |
pr_idac = 0x700 ,RO_FL_Out = 0x814b | |
pr_idac = 0x580 ,RO_FL_Out = 0x968a | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b2f | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9d88 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9ed1 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9f79 | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f27 | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9efe | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9edb | |
cdr_pr_idac_tmp = 0x50e | |
sel_cdr_pr_idac = 0x50e | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
read: src=0x600000, len=0x1000000, dst=0x81800000 | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x818000e8 | |
Data Size: 3857252 Bytes = 3.7 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 8bc661f5 | |
Hash algo: sha1 | |
Hash value: 5e6d557e754bfda649a05e8aa9e9fce97b15b21f | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x81badd8c | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x81badd8c | |
Uncompressing Kernel Image ... LZMA: uncompress or overwrite erro | |
r 1 - must RESET board to recover | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7c82 | |
pr_idac = 0x200 ,RO_FL_Out = 0x1642 | |
pr_idac = 0x300 ,RO_FL_Out = 0xdca5 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8bc | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa015 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e7b | |
pr_idac = 0x700 ,RO_FL_Out = 0x815e | |
pr_idac = 0x580 ,RO_FL_Out = 0x969d | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b47 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9d85 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9ed2 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9f86 | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f28 | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9eee | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9eed | |
cdr_pr_idac_tmp = 0x50f | |
sel_cdr_pr_idac = 0x50f | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
read: src=0x600000, len=0x1000000, dst=0x81800000 | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x818000e8 | |
Data Size: 3857252 Bytes = 3.7 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 8bc661f5 | |
Hash algo: sha1 | |
Hash value: 5e6d557e754bfda649a05e8aa9e9fce97b15b21f | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x81badd8c | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x81badd8c | |
Uncompressing Kernel Image ... LZMA: uncompress or overwrite erro | |
r 1 - must RESET board to recover | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf1 | |
MRW RK0 MR#6 = 0xc71 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7ca8 | |
pr_idac = 0x200 ,RO_FL_Out = 0x1642 | |
pr_idac = 0x300 ,RO_FL_Out = 0xdca1 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8b8 | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa021 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e7b | |
pr_idac = 0x700 ,RO_FL_Out = 0x815b | |
pr_idac = 0x580 ,RO_FL_Out = 0x96af | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b5d | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9d9f | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9ee8 | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x518 ,RO_FL_Out = 0x9e71 | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x514 ,RO_FL_Out = 0x9eb1 | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x512 ,RO_FL_Out = 0x9ed9 | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x511 ,RO_FL_Out = 0x9ee3 | |
cdr_pr_idac_tmp = 0x511 | |
sel_cdr_pr_idac = 0x511 | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
read: src=0x600000, len=0x1000000, dst=0x81800000 | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x818000e8 | |
Data Size: 3857252 Bytes = 3.7 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 8bc661f5 | |
Hash algo: sha1 | |
Hash value: 5e6d557e754bfda649a05e8aa9e9fce97b15b21f | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x81badd8c | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x81badd8c | |
Uncompressing Kernel Image ... LZMA: uncompress or overwrite erro | |
r 1 - must RESET board to recover | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7cd8 | |
pr_idac = 0x200 ,RO_FL_Out = 0x1666 | |
pr_idac = 0x300 ,RO_FL_Out = 0xdc9e | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8cb | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa014 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e7d | |
pr_idac = 0x700 ,RO_FL_Out = 0x8166 | |
pr_idac = 0x580 ,RO_FL_Out = 0x96aa | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b56 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9da0 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9ec6 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9f94 | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f31 | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9f14 | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9eff | |
cdr_pr_idac_tmp = 0x50f | |
sel_cdr_pr_idac = 0x50f | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
read: src=0x600000, len=0x1000000, dst=0x81800000 | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x818000e8 | |
Data Size: 3857252 Bytes = 3.7 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 8bc661f5 | |
Hash algo: sha1 | |
Hash value: 5e6d557e754bfda649a05e8aa9e9fce97b15b21f | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x81badd8c | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x81badd8c | |
Uncompressing Kernel Image ... LZMA: uncompress or overwrite erro | |
r 1 - must RESET board to recover | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf1 | |
MRW RK0 MR#6 = 0xc71 | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7d27 | |
pr_idac = 0x200 ,RO_FL_Out = 0x16a4 | |
pr_idac = 0x300 ,RO_FL_Out = 0xdcbe | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8dd | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa03b | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e96 | |
pr_idac = 0x700 ,RO_FL_Out = 0x816f | |
pr_idac = 0x580 ,RO_FL_Out = 0x96c7 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b5e | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9dbd | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9eff | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x518 ,RO_FL_Out = 0x9e61 | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x514 ,RO_FL_Out = 0x9eb5 | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x512 ,RO_FL_Out = 0x9ec4 | |
cdr_pr_idac_tmp = 0x510 | |
pr_idac = 0x511 ,RO_FL_Out = 0x9ee1 | |
cdr_pr_idac_tmp = 0x511 | |
sel_cdr_pr_idac = 0x511 | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 0 | |
read: src=0x600000, len=0x1000000, dst=0x81800000 | |
bootm flag=0, states=70f | |
## Loading kernel from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'kernel-1' kernel subimage | |
Description: ARM64 OpenWrt Linux-6.6.80 | |
Type: Kernel Image | |
Compression: lzma compressed | |
Data Start: 0x818000e8 | |
Data Size: 3857252 Bytes = 3.7 MiB | |
Architecture: AArch64 | |
OS: Linux | |
Load Address: 0x81800000 | |
Entry Point: 0x81800000 | |
Hash algo: crc32 | |
Hash value: 8bc661f5 | |
Hash algo: sha1 | |
Hash value: 5e6d557e754bfda649a05e8aa9e9fce97b15b21f | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
## Loading fdt from FIT Image at 81800000 ... | |
Using 'config-1' configuration | |
Trying 'fdt-1' fdt subimage | |
Description: ARM64 OpenWrt gemtek_w1700k device tree blob | |
Type: Flat Device Tree | |
Compression: uncompressed | |
Data Start: 0x81badd8c | |
Data Size: 16781 Bytes = 16.4 KiB | |
Architecture: AArch64 | |
Hash algo: crc32 | |
Hash value: 1b104959 | |
Hash algo: sha1 | |
Hash value: 6d4f4d23ab3e8ab5eae0d74f4dcd6f4defcf281d | |
Verifying Hash Integrity ... crc32+ sha1+ OK | |
Booting using the fdt blob at 0x81badd8c | |
Uncompressing Kernel Image ... LZMA: uncompress or overwrite erro | |
r 1 - must RESET board to recover | |
resetting ... | |
Secure key exist | |
AN7581DRAMC V0.8 | |
pkg_type is BGA1 | |
MPLL setting done !!! | |
dram_type = PCDDR4, data_rate = 2666 | |
DIV mode = 1 | |
APHY RG Setting | |
DelayCellTimex100 (cell=1013) | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#4 = 0x800 | |
MRW RK0 MR#5 = 0x400 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#0 = 0xf44 | |
[Dramc] PCDDR AC Timing update | |
DRVP driving setting info: 40 | |
ODTP driving setting info: 40 | |
DRVN driving setting info: 40 | |
ODTN driving setting info: 40 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#1 = 0x181 | |
MRW RK0 MR#1 = 0x101 | |
MRW RK0 MR#2 = 0x30 | |
MRW RK0 MR#3 = 0x204 | |
MRW RK0 MR#3 = 0x200 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xc40 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc2 | |
MRW RK0 MR#6 = 0xc42 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc4 | |
MRW RK0 MR#6 = 0xc44 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc6 | |
MRW RK0 MR#6 = 0xc46 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcc8 | |
MRW RK0 MR#6 = 0xc48 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcca | |
MRW RK0 MR#6 = 0xc4a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xccc | |
MRW RK0 MR#6 = 0xc4c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcce | |
MRW RK0 MR#6 = 0xc4e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd0 | |
MRW RK0 MR#6 = 0xc50 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd2 | |
MRW RK0 MR#6 = 0xc52 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd4 | |
MRW RK0 MR#6 = 0xc54 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd6 | |
MRW RK0 MR#6 = 0xc56 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcd8 | |
MRW RK0 MR#6 = 0xc58 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcda | |
MRW RK0 MR#6 = 0xc5a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcdc | |
MRW RK0 MR#6 = 0xc5c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcde | |
MRW RK0 MR#6 = 0xc5e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce0 | |
MRW RK0 MR#6 = 0xc60 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce2 | |
MRW RK0 MR#6 = 0xc62 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce4 | |
MRW RK0 MR#6 = 0xc64 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce6 | |
MRW RK0 MR#6 = 0xc66 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xce8 | |
MRW RK0 MR#6 = 0xc68 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcea | |
MRW RK0 MR#6 = 0xc6a | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcec | |
MRW RK0 MR#6 = 0xc6c | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf0 | |
MRW RK0 MR#6 = 0xc70 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcf2 | |
MRW RK0 MR#6 = 0xc72 | |
MRW RK0 MR#6 = 0xcc0 | |
MRW RK0 MR#6 = 0xcee | |
MRW RK0 MR#6 = 0xc6e | |
BG num = 2 | |
DRAM FLOW DONE!!! | |
Secure key exist | |
L2C_type:256K_L2C+256K_SRAM | |
L1D cache size: 32 KB (with set/asso/line==128/4/64) | |
L1I cache size: 32 KB (with set/asso/line==256/2/64) | |
L2U cache size: 256 KB (with set/asso/line==256/16/64) | |
U-Boot 2014.04-rc1 (Jun 12 2024 - 08:14:34) AXON 2.0 | |
DRAM: 2 GiB | |
AN7581GT | |
Now running in RAM - U-Boot at: ffdb7000 | |
spi_nand_probe: mfr_id=0xef, dev_id=0xaa 0x23 | |
Set ECC threshold = 0x60 | |
Support SPI NAND erase statistic. | |
Using Flash ECC. | |
Detected SPI NAND Flash : _SPI_NAND_DEVICE_ID_W25N04K, Flash Size=0 | |
x20000000 | |
bmt pool size: 250 | |
BMT & BBT Init Success | |
FDT_MAGIC or IH_MAGIC check fail. | |
Parse main image fail. | |
In: serial | |
Out: serial | |
Err: serial | |
CPU0: found redistributor 0 region 0:00000000ffe31028 | |
Net: ecnt_eth | |
Uip activated | |
No "gpio_active_high" at env file | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
Not found TC Phy | |
ETH VER = ETH.2.2.1-R | |
pr_idac = 0x100 ,RO_FL_Out = 0x7d10 | |
pr_idac = 0x200 ,RO_FL_Out = 0x164b | |
pr_idac = 0x300 ,RO_FL_Out = 0xdc97 | |
cdr_pr_idac_tmp = 0x300 | |
pr_idac = 0x400 ,RO_FL_Out = 0xb8d9 | |
cdr_pr_idac_tmp = 0x400 | |
pr_idac = 0x500 ,RO_FL_Out = 0xa03c | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x600 ,RO_FL_Out = 0x8e95 | |
pr_idac = 0x700 ,RO_FL_Out = 0x816b | |
pr_idac = 0x580 ,RO_FL_Out = 0x96bb | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x540 ,RO_FL_Out = 0x9b4c | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x520 ,RO_FL_Out = 0x9da8 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x510 ,RO_FL_Out = 0x9ed2 | |
cdr_pr_idac_tmp = 0x500 | |
pr_idac = 0x508 ,RO_FL_Out = 0x9fb9 | |
cdr_pr_idac_tmp = 0x508 | |
pr_idac = 0x50c ,RO_FL_Out = 0x9f4b | |
cdr_pr_idac_tmp = 0x50c | |
pr_idac = 0x50e ,RO_FL_Out = 0x9f16 | |
cdr_pr_idac_tmp = 0x50e | |
pr_idac = 0x50f ,RO_FL_Out = 0x9edf | |
cdr_pr_idac_tmp = 0x50f | |
sel_cdr_pr_idac = 0x50f | |
RO_state_freqdet = 0x0 | |
AN mode | |
set mac reg init | |
usxgmii_pcs_int en 1 | |
USXGMII_10G exit | |
U-boot version: 2.0 | |
Hit any key to stop autoboot: 1 |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment