Created
April 24, 2025 17:56
-
-
Save pashu123/f2ff2f273fe2e690920b136577cddb33 to your computer and use it in GitHub Desktop.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
.amdgcn_target "amdgcn-amd-amdhsa--gfx942" | |
.amdhsa_code_object_version 5 | |
.text | |
.globl faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32 | |
.p2align 8 | |
.type faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32,@function | |
faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32: | |
s_load_dwordx2 s[2:3], s[0:1], 0x0 | |
s_load_dwordx4 s[4:7], s[0:1], 0x8 | |
s_waitcnt lgkmcnt(0) | |
s_branch .LBB0_0 | |
.p2align 8 | |
.LBB0_0: | |
s_mov_b64 s[12:13], s[2:3] | |
s_mov_b32 s15, 0x27000 | |
s_mul_i32 s2, s8, 0x1600 | |
s_mov_b64 s[0:1], s[6:7] | |
s_and_b32 s5, s5, 0xffff | |
s_mov_b32 s6, 0x6e0000 | |
s_mov_b32 s7, s15 | |
v_lshl_add_u32 v1, v0, 3, s2 | |
buffer_load_dwordx2 v[4:5], v1, s[4:7], 0 offen | |
v_lshlrev_b32_e32 v1, 4, v0 | |
s_and_b32 s13, s13, 0xffff | |
s_movk_i32 s14, 0x2c00 | |
v_lshl_or_b32 v1, s9, 1, v1 | |
buffer_load_ushort v3, v1, s[12:15], 0 offen offset:4 | |
buffer_load_ushort v8, v1, s[12:15], 0 offen | |
buffer_load_ushort v10, v1, s[12:15], 0 offen offset:12 | |
buffer_load_ushort v12, v1, s[12:15], 0 offen offset:8 | |
v_mbcnt_lo_u32_b32 v1, -1, 0 | |
v_mbcnt_hi_u32_b32 v1, -1, v1 | |
v_and_b32_e32 v2, 64, v1 | |
v_xor_b32_e32 v13, 1, v1 | |
v_add_u32_e32 v2, 64, v2 | |
v_cmp_lt_i32_e32 vcc, v13, v2 | |
s_waitcnt vmcnt(4) | |
v_cvt_f32_f16_e32 v6, v4 | |
v_cvt_f32_f16_sdwa v7, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 | |
s_waitcnt vmcnt(3) | |
v_cvt_f32_f16_e32 v9, v3 | |
s_waitcnt vmcnt(2) | |
v_cvt_f32_f16_e32 v8, v8 | |
v_cvt_f32_f16_e32 v4, v5 | |
v_cvt_f32_f16_sdwa v5, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 | |
s_waitcnt vmcnt(1) | |
v_cvt_f32_f16_e32 v11, v10 | |
s_waitcnt vmcnt(0) | |
v_cvt_f32_f16_e32 v10, v12 | |
v_pk_fma_f32 v[6:7], v[6:7], v[8:9], 0 op_sel_hi:[1,1,0] | |
v_cndmask_b32_e32 v3, v1, v13, vcc | |
v_add_f32_e32 v6, v6, v7 | |
v_pk_fma_f32 v[4:5], v[4:5], v[10:11], 0 op_sel_hi:[1,1,0] | |
v_lshlrev_b32_e32 v3, 2, v3 | |
v_add_f32_e32 v4, v6, v4 | |
v_add_f32_e32 v5, v4, v5 | |
ds_bpermute_b32 v6, v3, v5 | |
v_xor_b32_e32 v4, 2, v1 | |
v_cmp_lt_i32_e32 vcc, v4, v2 | |
v_xor_b32_e32 v9, 16, v1 | |
s_waitcnt lgkmcnt(0) | |
v_add_f32_e32 v6, v5, v6 | |
v_cndmask_b32_e32 v4, v1, v4, vcc | |
v_lshlrev_b32_e32 v4, 2, v4 | |
ds_bpermute_b32 v7, v4, v6 | |
v_xor_b32_e32 v5, 4, v1 | |
v_cmp_lt_i32_e32 vcc, v5, v2 | |
s_waitcnt lgkmcnt(0) | |
v_add_f32_e32 v7, v6, v7 | |
v_cndmask_b32_e32 v5, v1, v5, vcc | |
v_lshlrev_b32_e32 v5, 2, v5 | |
ds_bpermute_b32 v8, v5, v7 | |
v_xor_b32_e32 v6, 8, v1 | |
v_cmp_lt_i32_e32 vcc, v6, v2 | |
s_waitcnt lgkmcnt(0) | |
v_add_f32_e32 v7, v7, v8 | |
v_cndmask_b32_e32 v6, v1, v6, vcc | |
v_lshlrev_b32_e32 v6, 2, v6 | |
ds_bpermute_b32 v8, v6, v7 | |
v_cmp_lt_i32_e32 vcc, v9, v2 | |
s_waitcnt lgkmcnt(0) | |
v_add_f32_e32 v7, v7, v8 | |
v_cndmask_b32_e32 v9, v1, v9, vcc | |
v_lshlrev_b32_e32 v9, 2, v9 | |
ds_bpermute_b32 v8, v9, v7 | |
v_xor_b32_e32 v9, 32, v1 | |
v_cmp_lt_i32_e32 vcc, v9, v2 | |
s_waitcnt lgkmcnt(0) | |
v_add_f32_e32 v8, v7, v8 | |
v_cndmask_b32_e32 v9, v1, v9, vcc | |
v_lshlrev_b32_e32 v7, 2, v9 | |
ds_bpermute_b32 v9, v7, v8 | |
v_and_b32_e32 v7, 63, v0 | |
v_cmp_eq_u32_e32 vcc, 0, v7 | |
s_and_saveexec_b64 s[2:3], vcc | |
s_cbranch_execz .LBB0_2 | |
v_lshrrev_b32_e32 v10, 4, v0 | |
v_add_u32_e32 v10, 0, v10 | |
s_waitcnt lgkmcnt(0) | |
v_add_f32_e32 v8, v8, v9 | |
ds_write_b32 v10, v8 | |
.LBB0_2: | |
s_or_b64 exec, exec, s[2:3] | |
v_min_u32_e32 v8, 10, v7 | |
v_lshl_add_u32 v8, v8, 2, 0 | |
s_waitcnt lgkmcnt(0) | |
s_barrier | |
ds_read_b32 v8, v8 | |
v_cmp_gt_u32_e32 vcc, 11, v7 | |
v_lshlrev_b32_e32 v1, 2, v1 | |
s_waitcnt lgkmcnt(0) | |
v_cndmask_b32_e32 v7, 0, v8, vcc | |
ds_bpermute_b32 v3, v3, v7 | |
v_cmp_gt_i32_e32 vcc, 1, v2 | |
s_waitcnt lgkmcnt(0) | |
v_add_f32_e32 v3, v7, v3 | |
ds_bpermute_b32 v4, v4, v3 | |
v_cndmask_b32_e32 v1, 0, v1, vcc | |
v_cmp_eq_u32_e32 vcc, 0, v0 | |
s_waitcnt lgkmcnt(0) | |
v_add_f32_e32 v3, v3, v4 | |
ds_bpermute_b32 v4, v5, v3 | |
s_waitcnt lgkmcnt(0) | |
v_add_f32_e32 v3, v3, v4 | |
ds_bpermute_b32 v4, v6, v3 | |
s_waitcnt lgkmcnt(0) | |
v_add_f32_e32 v3, v3, v4 | |
ds_bpermute_b32 v1, v1, v3 | |
s_and_saveexec_b64 s[2:3], vcc | |
s_cbranch_execz .LBB0_4 | |
s_mul_i32 s3, s9, 0x1400 | |
s_lshl_b32 s4, s8, 2 | |
s_add_i32 s4, s3, s4 | |
s_movk_i32 s2, 0x2800 | |
s_and_b32 s1, s1, 0xffff | |
s_waitcnt lgkmcnt(0) | |
v_add_f32_e32 v0, 0, v1 | |
s_mov_b32 s3, s15 | |
v_mov_b32_e32 v1, s4 | |
buffer_store_dword v0, v1, s[0:3], 0 offen | |
.LBB0_4: | |
s_endpgm | |
.section .rodata,"a",@progbits | |
.p2align 6, 0x0 | |
.amdhsa_kernel faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32 | |
.amdhsa_group_segment_fixed_size 0 | |
.amdhsa_private_segment_fixed_size 0 | |
.amdhsa_kernarg_size 24 | |
.amdhsa_user_sgpr_count 8 | |
.amdhsa_user_sgpr_dispatch_ptr 0 | |
.amdhsa_user_sgpr_queue_ptr 0 | |
.amdhsa_user_sgpr_kernarg_segment_ptr 1 | |
.amdhsa_user_sgpr_dispatch_id 0 | |
.amdhsa_user_sgpr_kernarg_preload_length 6 | |
.amdhsa_user_sgpr_kernarg_preload_offset 0 | |
.amdhsa_user_sgpr_private_segment_size 0 | |
.amdhsa_uses_dynamic_stack 0 | |
.amdhsa_enable_private_segment 0 | |
.amdhsa_system_sgpr_workgroup_id_x 1 | |
.amdhsa_system_sgpr_workgroup_id_y 1 | |
.amdhsa_system_sgpr_workgroup_id_z 0 | |
.amdhsa_system_sgpr_workgroup_info 0 | |
.amdhsa_system_vgpr_workitem_id 0 | |
.amdhsa_next_free_vgpr 14 | |
.amdhsa_next_free_sgpr 16 | |
.amdhsa_accum_offset 16 | |
.amdhsa_reserve_vcc 1 | |
.amdhsa_reserve_xnack_mask 1 | |
.amdhsa_float_round_mode_32 0 | |
.amdhsa_float_round_mode_16_64 0 | |
.amdhsa_float_denorm_mode_32 3 | |
.amdhsa_float_denorm_mode_16_64 3 | |
.amdhsa_dx10_clamp 1 | |
.amdhsa_ieee_mode 1 | |
.amdhsa_fp16_overflow 0 | |
.amdhsa_tg_split 0 | |
.amdhsa_exception_fp_ieee_invalid_op 0 | |
.amdhsa_exception_fp_denorm_src 0 | |
.amdhsa_exception_fp_ieee_div_zero 0 | |
.amdhsa_exception_fp_ieee_overflow 0 | |
.amdhsa_exception_fp_ieee_underflow 0 | |
.amdhsa_exception_fp_ieee_inexact 0 | |
.amdhsa_exception_int_div_zero 0 | |
.end_amdhsa_kernel | |
.text | |
.Lfunc_end0: | |
.size faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32, .Lfunc_end0-faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32 | |
.set faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32.num_vgpr, 14 | |
.set faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32.num_agpr, 0 | |
.set faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32.numbered_sgpr, 16 | |
.set faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32.private_seg_size, 0 | |
.set faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32.uses_vcc, 1 | |
.set faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32.uses_flat_scratch, 0 | |
.set faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32.has_dyn_sized_stack, 0 | |
.set faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32.has_recursion, 0 | |
.set faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32.has_indirect_call, 0 | |
.p2alignl 6, 3212836864 | |
.fill 256, 4, 3212836864 | |
.section .AMDGPU.gpr_maximums,"",@progbits | |
.set amdgpu.max_num_vgpr, 0 | |
.set amdgpu.max_num_agpr, 0 | |
.set amdgpu.max_num_sgpr, 0 | |
.text | |
.section ".note.GNU-stack","",@progbits | |
.amdgpu_metadata | |
--- | |
amdhsa.kernels: | |
- .agpr_count: 0 | |
.args: | |
- .actual_access: read_only | |
.address_space: global | |
.offset: 0 | |
.size: 8 | |
.value_kind: global_buffer | |
- .actual_access: read_only | |
.address_space: global | |
.offset: 8 | |
.size: 8 | |
.value_kind: global_buffer | |
- .address_space: global | |
.offset: 16 | |
.size: 8 | |
.value_kind: global_buffer | |
.group_segment_fixed_size: 0 | |
.kernarg_segment_align: 8 | |
.kernarg_segment_size: 24 | |
.max_flat_workgroup_size: 704 | |
.name: faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32 | |
.private_segment_fixed_size: 0 | |
.reqd_workgroup_size: | |
- 704 | |
- 1 | |
- 1 | |
.sgpr_count: 22 | |
.sgpr_spill_count: 0 | |
.symbol: faulty_dispatch_0_matmul_like_2x1280x2816_f16xf16xf32.kd | |
.uniform_work_group_size: 1 | |
.uses_dynamic_stack: false | |
.vgpr_count: 14 | |
.vgpr_spill_count: 0 | |
.wavefront_size: 64 | |
amdhsa.target: amdgcn-amd-amdhsa--gfx942 | |
amdhsa.version: | |
- 1 | |
- 2 | |
... | |
.end_amdgpu_metadata |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment